

# **Curriculum Vitae**

Prof. Dr. Leandro Soares Indrusiak

---

## **Personal Data:**

Born in Santa Maria, Brazil, on February 14, 1974. Holds Brazilian, German, and British citizenship.

## **Academic Background:**

**Doctor Engineer (Dr.-Ing.) in Computer Science** (2000-2001 at UFRGS, 2001-2003 at TU Darmstadt)

Jointly issued by the Informatics Institute of the Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil, and the Electrical Engineering and Information Technology Department of the Technische Universität Darmstadt, Darmstadt, Germany. Awarded grade: A (scale from A to D, being A the highest).

Supervisors: Prof. Dr. Dr. h. c. mult. Manfred Glesner, Prof. Dr. Ricardo Reis

**Master in Computer Science** (1996-1998, 4-semester programme)

Informatics Institute of the Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil. Awarded grade: A (scale from A to D, being A the highest).

Supervisor: Prof. Dr. Ricardo Reis

**Bachelor in Electrical Engineering** (1991-1995, 10-semester degree programme)  
Engineering School of the Federal University of Santa Maria (UFSM), Santa Maria, Brazil.

## **Current Position:**

**Professor of Distributed Systems** – School of Computer Science, University of Leeds, Leeds, UK (2023-present).

**Honorary Visiting Professor** - Computer Science Department, University of York, York, UK (2023-present).

## **Past Positions:**

**Reader** – Computer Science Department, University of York, York, UK (2016-2023).

**Senior Lecturer (Associate Professor)** – Computer Science Department, University of York (2012-2016).

**Lecturer (Tenured Assistant Professor)** – Computer Science Department, University of York (2008-2012).

**Research Fellow (Wissenschaftlicher Mitarbeiter BAT 1b) and Teaching Fellow (Lehrbeauftragter)** - Institute of Microelectronic Systems, Technische Universität Darmstadt, Darmstadt, Germany (2003-2008).

**Research Staff (Wissenschaftlicher Mitarbeiter BAT 2a)** - Institute of Microelectronic Systems, Technische Universität Darmstadt (2001-2003).

**Assistant Professor** - Informatics Department, Pontifical Catholic University of Rio Grande do Sul (PUCRS), Uruguaiana, Brazil (1998-2001).

**CNPq Scholarship Holder** - Graduate Program in Computer Science, UFRGS, Porto Alegre, Brazil (1996-1998).

Part-time positions held during studies: IT consultant (1996-1998), technical support to internet services (1995-1996), teaching assistant in digital circuits (1994-1995).

### **Teaching Activities:**

As a lecturer at the School of Computer Science, University of Leeds, UK:

- master-level modules: Advanced Software Engineering (lectures and labs for ca. 100 students, 2023-present)
- undergraduate modules: Computer Systems & Architecture (labs for ca. 300 students, 2024-present)

As a lecturer at the Computer Science Department, University of York, UK:

- undergraduate lectures: Embedded Systems Design and Implementation (ca. 55 students, 2010-present), Information & Network Security (ca. 100 students, 2022-present), Operating Systems and Networking (ca. 180 students, 2018-2020), Theory of Computation (ca. 80 students, 2008-2009)
- master-level lectures: Networks & Communications Security: Threats, Attacks & Countermeasures (ca. 100 students, 2022-present), Embedded Systems Design and Implementation (ca. 10 students, 2021-present), Advanced Programming Concepts (25 students, 2016) Cloud Computing (2 students, 2015), Systems & Networking (ca. 20 students, 2012-2016), Operating Systems for Information Technology (ca. 20 students, 2009-2011)
- summer schools for visiting students: Introduction to Internet-of-Things (ca. 30 students, 2021-present)

As a visiting lecturer:

- Multiprocessors and Models of Computation, Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil (9 students, 15 hours, Aug-Sep 2014, funded by Capes "PVE - International Visiting Professor" programme, in Portuguese)
- Multiprocessors and Models of Computation, Universidad Politecnica de Madrid, Spain (15 students, 15 hours, May 2013, in English)
- Multiprocessor Embedded Systems, Universität Bremen, Germany (ca. 20 students, 30 hours, Apr-May 2012, funded by Universität Bremen's "Internationalisation at Home" programme, in English)
- Actor-oriented design, University of Montpellier II, France (ca. 25 students, 30 hours, Dec. 2005, in English)
- Introduction to actor-oriented design, Tallinn University of Technology, Estonia (ca. 35 students, 6 hours, Oct. 2006, in English)

As Teaching Fellow (Lehrbeauftragter) at the Institute of Microelectronic Systems, Technische Universität Darmstadt, Germany:

- Lecture: Multiprocessor Systems-on-Chip Design Automation (in English, ca. 20 students, 2007-2008)
- Graduate Seminars: System-on-Chip Design (in English language, ca. 15 students, 2002-2008), Fortgeschrittene Entwurfsverfahren für Mikroelektronische Systeme (Advanced Design Methods for Microelectronic Systems, in English and German, ca. 20 students, 2004-2007)
- Short Seminar: Embedded Java (in English, ca. 20 students and trainees, 2001)

As Assistant Professor at the Informatics Department, Pontifical Catholic University of Rio Grande do Sul (PUCRS), Uruguaiana, Brazil (all in Portuguese):

- Undergraduate Lectures: Programming Paradigms and Languages (ca. 40 students, 1998-2000), Database Management Systems (ca. 40 students, 1998-2000), System Modeling and Simulation (ca. 40 students, 1998-2000), Software Engineering I (ca. 40 students, 1998-2000), Computer Graphics (ca. 20 students, 1998)
- Undergraduate Lab: Object Oriented Programming – Java (ca. 20 students, 1999-2000)
- Graduate Lecture: Advanced object-oriented analysis and design (ca. 25 students, 2000)

### **Academic Administration Activities:**

REF Lead – School of Computer Science, University of Leeds, UK (2023- ).

**Member of the Research and Innovation Committee** - School of Computer Science, University of Leeds, UK (2023- ).

**Director** – Doctoral Centre for Safe, Ethical and Secure Computing, University of York, UK (2021-2023).

**Group Leader** – Real Time Distributed Systems Research Group - Department of Computer Science, University of York, UK (2021-2023).

**Member of the Graduate School Board** – Department of Computer Science, University of York, UK (2021-2023).

**Member of the Promotions Committee** - Faculty of Sciences, University of York, UK (2021-2023).

**Member of Departmental Research Committee** - Department of Computer Science, University of York, UK (2019-2023).

**Member of the Board** – Faculty of Sciences, University of York, UK (2017-2019).

**Internationalisation Coordinator** - Department of Computer Science, University of York, UK (2008-2021).

**Member of Research Computing Working Group** - University of York, UK (2017-2021).

**Member of the Masters Teaching Committee** - Department of Computer Science, University of York, UK (2010-2016).

**Programme Leader** - Master Programme in Information Technology, Department of Computer Science, University of York, UK (2010-2016).

**Programme Leader** - Master Programme in Computing, Department of Computer Science, University of York, UK (2010-2016).

**Member of International Strategy Group** - University of York, UK (2010-2012).

**Programme Leader** - Master Programme in Software Engineering, Department of Computer Science, University of York, UK (2010-2012).

**Programme Coordinator** - International Master Program in Information and Communication Engineering, Department of Electrical Engineering and Communication Technology, Technische Universität Darmstadt, Germany (2001-2008).

### **Research Interests:**

Real-time systems and networks, distributed embedded systems, on-chip multiprocessing, energy-efficient computing, cyber-physical systems, cloud and high-performance computing, resource allocation problems in computing, manufacturing and transportation.

### **Research Projects:**

**Enhancing real-time performance in digital communications using machine learning** (2025-2029).

Responsibilities: principal investigator, supervising a PhD student working on machine learning models to improve timeliness and reliability in wireless communication and internet-of-things. Funded by ARDC (Ref 1308, 153kGBP).

**Identifying and Optimising Worst-Case Latency Bounds in On-Chip Network Interconnects (2024-2028).**

Responsibilities: principal investigator, supervising a PhD student working in collaboration with Arm and University of Pisa on real-time analysis models for on-chip interconnects. Funded by EPSRC and Arm Ltd. (Industrial Cooperative Awards in Science & Engineering - ICASE, 143kGBP).

**SAFIRE - Cloud-based Situational Analysis for Factories providing Real-time Reconfiguration Services (2016-2019).**

Responsibilities: principal investigator, workpackage leader in a consortium composed by 7 industrial and academic partners (ATB Bremen, York, IKERLAN, Electrolux, OAS AG, ONA S.A., The Open Group), working on cloud-based optimisation engines. Funded by EU H2020 (Ref 723634, 3.1MEUR EU contribution, 400kGBP to York).

**MCCps – Mixed Criticality Cyber Physical Systems (2016-2019).**

Responsibilities: co-investigator, supervising a post-doc researcher working on time-predictable and mixed-criticality wireless networks. Funded by EPSRC - Engineering and Physical Sciences Research Council (Ref EP/P003664/1, 990kGBP).

**DreamCloud – Dynamic Resource Allocation in Embedded and High-Performance Computing (2013-2016).**

Responsibilities: principal investigator, technical leader of a consortium composed by 7 industrial and academic partners (York, CNRS, Bosch, aicas GmbH, RheonMedia Ltd, HLRS Stuttgart, The Open Group), working on time-predictable heuristics for dynamic resource management in multiprocessor systems. Funded by EU FP7 (Ref 611411, 2.87MEUR EU contribution, 403kGBP to York).

**MCC – Mixed Criticality Embedded Systems on Many-Core Platforms (2013-2016).**

Responsibilities: co-investigator, supervising a post-doc researcher working on time-predictable Networks-on-Chip architectures, simulation and emulation. Funded by EPSRC - Engineering and Physical Sciences Research Council (Ref EP/K011626/1, 652kGBP).

**LowPowNoC - Evaluation and reduction of power dissipation in multicore systems based on Networks-on-Chip (2011-2013).**

Responsibilities: principal investigator, leading a post-doc researcher and PhD students working on system-level techniques to estimate and optimise power dissipation in Networks-on-Chip. Funded by EPSRC - Engineering and Physical Sciences Research Council (Ref EP/J003662/1, 100kGBP).

**T-CREST - Time-predictable Multi-Core Architecture for Embedded Systems (2011-2013).**

Responsibilities: project partner on a consortium with 8 European organisations (York, TU Wien, TU Denmark, TU Eindhoven, AbsInt, GMV, Intecs, The Open Group), working on the development of time-predictable interconnect architectures and memory hierarchies for embedded systems. Funded by EU FP7 (Ref 288008, 2.65MEUR EU contribution).

**MADES - Model-based Methods and Tools for Avionics and Surveillance Embedded Systems (2010-2012).**

Responsibilities: project partner on a consortium with 6 European organisations (York, Softeam, Cassidian, TXT e-solutions, Politecnico di Milano, The Open Group) working on model-based design of embedded systems using UML/MARTE and virtualisation techniques. Funded by EU FP7 (Ref 248864, 2.4MEUR EU contribution).

**Mapping heuristics for time-predictable multi-core platforms based on Networks-on-Chip (2010-2011).**

Responsibilities: principal investigator, in cooperation with the Institute of Microelectronic Systems, TU Darmstadt. Funded by British Council (4kGBP).

**TEMPO - Time Driven Modelling and Resource Management of Real-Time Systems on Multiprocessor Systems-on-Chip** (2009-2013).

Responsibilities: co-investigator, contributing to modelling, analysis and simulation of MPSoC platforms based on Networks-on-Chip. Funded by EPSRC - Engineering and Physical Sciences Research Council (Ref EP/G055548/1, 622kGBP).

**MPSoCMap - Application Modelling and Mapping onto Multiprocessor System-on-Chip Platforms** (2009-2011).

Responsibilities: principal investigator, leading a group of doctoral and master students on evaluation of mapping heuristics for multiprocessor platforms based on Networks-on-Chip. In cooperation with the Institute of Microelectronic Systems, TU Darmstadt. Funded by DFG - German Research Foundation (Ref IN 159/1-1, 120kEUR).

**Communication-centric Dynamically Reconfigurable Integrated Systems** (2006-2008).

Responsibilities: project manager (7+ people group), overseeing researchers working on the application of dynamic reconfiguration and communication-centric System-on-Chip design on different application domains, such as computer vision and multimedia. Funded by VITRONIC GmbH (24kEUR/year), Fujitsu Microelectronics Europe GmbH (1 M.Sc. scholarship), DAAD Procope Project (7kEUR/year) and a CNPq/DAAD doctoral scholarship (ca. 16kEUR/year).

**Hardware-Software Interfaces for Heterogeneous Wireless Sensor Networks** (2004-2008).

Responsibilities: research group leader on the area of hardware/software interfacing and system modelling, working on operating systems and programming models for sensor networks composed of heterogeneous and reconfigurable nodes. Supported by a DAAD doctoral scholarship (ca. 16kEUR/year) and associated to the SPP 1148 Reconfigurable Computer Systems program funded by DFG (German Research Foundation).

**Embedded SoCs for Ubiquitous Computing Environments** (2003-2008).

Responsibilities: research group leader on the area of hardware/software interfacing and system modelling. Funded/supported by DAAD, DFG, MENSER under the frame of the DFH German-French research programs, Xilinx, Mirabilis Design and CISCEA (ca. 20kEUR/year + software donations).

**Online educational infrastructure** (2002-2008).

Responsibilities: development manager and principal programmer (4 people group). Develop and lead the development of online educational tools including exercises and self-correcting tests dynamically assembled out of a database of questions; coordinate the development of the online FPGA lab and integration with Ptolemy II simulation framework. Funded/supported by DAAD, Computational Engineering Research Center (in 2003, 6kEUR), European Commission Leonardo Project VET-TREND (from 2006, 24kEUR/year) and TU Darmstadt - "Initiative für gute Lehre" (from 2007, ca 72kEUR/year).

**DInCAD - Distributed Internet-based CAD Methods for Future Complex Microelectronic Systems** (1999-2003).

Responsibilities: development management and principal programmer (5+ people group). Funded by Center for Research Funding (CNPq), BMBF - German Ministry of Education and Research (ca. 8kEUR/year).

**Other Grants:**

**Internet-of-Things Lab 2024** – Funding for 27 LoRa nodes (Lilygo 868MHz, Heltec 433 MHz), Yagi antennas, SDR transceivers (HackRF One) and power supplies (3kGBP).

**SDR Transceivers for University of York Wireless Society 2022** – Funding for three software-defined radio transceivers (FlexRadio 6400 and two HackRF One), power supply, antenna and cabling (4kGBP).

**Laidlaw Scholarship 2017** – Funding of a summer research internship by Will Gardner on improving analysis of transactional memory traffic in multicore processor networked interconnects (6kGBP).

**HiPEAC Collaboration Grant 2016** – Funding for a research internship by Rosh Mendis at National Taiwan University, hosted by Tei-Wei Kuo (5kEUR).

**Interdepartmental Sandpit 2012** – Pump priming fund for feasibility study on dynamic resource management in wireless sound sensor networks, including 18 motes and sound sensors – joint application with F. Polack, D. Chesmore and P. Mitchell (14kGBP).

**York Seedcorn Award 2011** – Funding for international cooperation with University of Karlsruhe and University of Bremen: Enabling the Design of Adaptive and Power-Efficient Multicore Embedded Systems (2kGBP).

**York Rapid Response Fund 2010** – Funding for the creation of a lab for wireless sensor network design, including 30 motes, sensor boards, data acquisition boards (6.6kGBP).

**EPSRC Vacation Bursary 2010** - Mapping of Dataflow Applications onto Multicore Platforms. Student: Emma Brownbill (2.5kGBP).

**Summer Internships for IIT Students 2009** – SystemC simulation of application-specific load over a Network-on-Chip. Intern: Ritej Bachhawat, IIT Kharagpur (2kGBP).

### **Language Skills:**

Portuguese (native proficiency), English (full professional proficiency), Spanish (full professional proficiency), German (basic proficiency, Zertifikat Deutsch CEFR level B1).

### **Awards and Distinctions:**

Department Learning and Teaching Award - Engaging Lecturer (winner), Excellence in Teaching and Learning (nominated), Department of Computer Science, University of York, 2020.

Best Presentation Award, Manufacturing track, 10<sup>th</sup> International Conference on Manufacturing Science and Technology (ICMST), 2019.

Best Paper Award, Embedded and Cyber-Physical Systems track, Design Automation and Test in Europe Conference (DATE), 2018.

Best Paper Award, 12<sup>th</sup> International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2017.

Best Paper Award, 19<sup>th</sup> IEEE International Symposium on Real-Time Distributed Computing (ISORC), 2016.

Best Student Paper Award (with H. R. Mendis), 13<sup>th</sup> International Conference on Signal Processing and Multimedia Applications (SIGMAP), 2016.

Outstanding Paper Award, 23<sup>rd</sup> International Conference on Real-Time Networks and Systems (RTNS), 2015.

Best Paper Shortlist, 5<sup>th</sup> Brazilian Symposium on Computing Systems Engineering (SBESC), 2015.

Best Paper Award, 9<sup>th</sup> International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2014.

Elevation to Senior Member, IEEE, 2013.

Shortlisted for the Vice-Chancellor's Teaching Award, University of York, 2013.

Best Paper Award, 3rd IEEE International Conference on Networked Embedded Systems for Enterprise Applications (NESEA), 2012.

Nominated to the University of York's Supervisor of the Year Award, 2011.

Best Paper Award, category "Digital domain", 22<sup>nd</sup> Symposium on Integrated Circuits and Systems Design (SBCCI), 2009.

Preis für Internationalität 2005, awarded by the "Carlo und Karin Giersch-Stiftung an der TU Darmstadt", 2005.

Outstanding Paper Award, 15<sup>th</sup> Symposium on Integrated Circuits and Systems Design (SBCCI), 2002.

Top Ten Best Papers, International Conference on Web-Based Modelling and Simulation (WEBSIM), 1999.

### **Other Academic Activities:**

Membership in Technical Societies, Groups and Networks:

- IFIP Working Group 10.5, 2012-present
- European Network on High Performance and Embedded Architecture and Compilation (HiPEAC), 2015-present
- IEEE Industrial Electronics Society, Technical Committee (TC05) on Education in Engineering and Industrial Technologies, 2010-present

Advisory Board Membership:

- ADMORPH EU H2020 Project, University of Amsterdam, Netherlands, 2019-2023
- CREDES - Centre of Research Excellence in Dependable Embedded Systems, Tallinn University of Technology, Estonia, 2009-2012

Editorial Activities:

- Associate Editor, ACM Transactions on Cyber-Physical Systems (ISSN 2378-9638), 2018 – present
- Associate Editor, Journal of Systems Architecture: Embedded Software Design (ISSN 1383-7621), 2012-2018
- Guest Editor, Journal of Systems Architecture: Embedded Software Design (ISSN 1383-7621), 59 (7), 2013, special issue on Network-enabled Many-core Embedded Systems
- Editorial Board Member, International Journal of Embedded and Real-Time Communication Systems (ISSN 1947-3176), 2011-2016
- Guest Editor, International Journal of e-Collaboration (ISSN 1548-3673), 2007
- Contributor, ACM Computing Reviews (ISSN 1530-6586), 2002-present

Review of Research Funding:

- Peer Review College member, EPSRC - Engineering and Physical Sciences Research Council, UK (since 2012)
- Grants Committee member, ARDC foundation - Amateur Radio Digital Communications, USA (2022-2024, reviewed 177 grant proposals over three funding cycles)
- Estonian Research Council, Estonia (2018)
- Research Promotion Foundation, Cyprus (2010)
- Innovation and Technology Commission, Hong Kong SAR Government (2009)

Conference Organization and Program Committees:

- International Conference on Real-Time Networks and Systems (RTNS): 2013-2014, 2025-present (PC Member)
- Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC): 2005-2020 (Steering Committee Member), 2006 (Program Chair), 2011 (Program Co-Chair), 2012 (General Chair), 2019 (General Chair)
- IEEE/ACM Int. Conference on Design Automation and Test in Europe (DATE): 2008-2015, 2018-2020 (PC Member)
- IEEE Real-Time Systems Symposium (RTSS): 2017-2018 (PC Member)
- IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS): 2015 (PC Member)
- Euromicro Conference on Real-Time Systems (ECRTS): 2016 (PC Member)
- International Workshop on Real-Time Networks (RTN): 2016-2018 (PC Member)
- Symposium on Integrated Circuits and Systems Design (SBCCI): 2022 (Track Co-chair), 2016 (Program Co-Chair), 1997 (Organization Committee Member, Website Administrator)
- Dynamic Resource Management in Embedded, High-Performance and Cloud Computing (DREAMCloud): 2014-2016 (General Chair)
- IEEE Computer Society Annual Symposium on VLSI (ISVLSI): 2013 (Program Co-Chair)
- Int. System-on-Chip Symposium (SoC): 2013 (Program Co-Chair), 2006-2014 (Reviewer)
- IFIP VLSI-SoC Conference: 2012-present (PC Member), 2003 (Local Co-chair), 1997 (Organization Committee Member, Website Administrator)
- SPIE Europe Microtechnologies Conference on VLSI Circuits and Systems (EMT): 2009 (Program Co-Chair)
- IEEE Int. Symposium on Industrial Embedded Systems: 2007-2008 (PC Member), 2008 (Program Chair)
- IEEE International Workshop on Factory Communication Systems (WFCS): 2018-present (PC Member)
- IEEE Norchip Conference: 2007-2014 (PC Member)
- ECSI Forum on Design Languages (FDL): 2010-2013 (PC Member)
- FPGAworld: 2010-2013 (PC Member)
- Challenges in Collaborative Engineering (CCE): 2004-2008 (PC Member), 2006 (Program Chair), 2007 (General Co-Chair)

## **Hosted Academic Visitors:**

Ricardo Pezzuol Jacobi, from Universidade de Brasilia, Brazil (2019-2020).

Wagner Ishizaka Penny, from Universidade Federal de Pelotas, Brazil (2018-2019).

Gustavo Künzel, from Universidade Federal do Rio Grande do Sul, Brazil (2018-2019).

João Loureiro, from Instituto Politecnico do Porto, Portugal (2016).

Lisane Brisolara, from Universidade Federal de Pelotas, Brazil (2014-2015).

Paulo Ferreira Jr, from Universidade Federal de Pelotas, Brazil (2014-2015).

Borislav Nikolic, from Instituto Politecnico do Porto, Portugal (2014).

Luciano Copello Ost, from Pontifical Catholic University of Rio Grande do Sul (2009) and University of Montpellier, France (2013).

## **Supervision:**

### **Post-doctoral Researchers**

Dr James Harbin, mixed-criticality cyber-physical systems (2016-2019), mixed-criticality Networks-on-Chip (2013-2016), modelling and evaluation of timing and power in Networks-on-Chip (2012-2013).

Dr Piotr Dziurzanski, dynamic resource allocation heuristics in embedded and high-performance computing (2014-2015, 2017-2019).

Dr Shuai Zhao, high performance and cloud computing (2018-2019).

Dr Michal Przewozniczek, evolutionary optimisation (2019).

Dr Rob Davis, optimisation of fitness functions for time-predictable systems (2018-2019).

Dr Jerry Swan, cloud-based evolutionary optimisation (2017-2018).

Dr Amit Kumar Singh, dynamic resource allocation heuristics in embedded and high-performance computing (2014-2016).

Dr Jose Miguel Montanana Aliaga, multi-stream video processing on FPGA platforms (2015-2016).

Dr Andrew Burkimsher, dynamic resource allocation heuristics in high-performance computing (2014-2015).

## Doctoral Theses

Ana Markovic – Locality-Aware Scheduling of Software Repository Mining Workflows in Heterogeneous Environments (University of York, 2021-2025). Co-supervised with Prof Dimitris Kolovos. Examined by Dr Antonio Garcia-Dominguez and Dr. Rami Bahsoon (University of Birmingham).

Thamer Alrefai - Performance-Predictable Resource Management of Container-based Genetic Algorithm Workloads in Cloud Infrastructure (University of York, 2017-2023). Examined by Prof Dimitris Kolovos and Prof Michael Short (University of Teeside).

Yunfeng Ma – Hardware-accelerated Evolutionary Hard Real-Time Task Mapping for Wormhole Network-on-Chip with Priority-Preemptive Arbitration (University of York, 2012-2018). Examined by Prof Alan Burns and Dr Wim Vanderbauwhede (University of Glasgow).

Hasham Roshantha Mendis – Dynamic Resource Management of Network-on-Chip Platforms for Multi-stream Video Processing (University of York, 2012-2017). Examined by Dr Christopher Crispin-Bailey and Prof Bashir Al-Hashimi (University of Southampton).

Hashem Ghazzawi – Feedback Admission Control for Workflow Management Systems (University of York, 2009-2016). Co-supervised with Dr Iain Bate. Examined by Prof Jon Timmis and Dr Paul Ezhilchelvan (Newcastle University).

Bharath Sudev – Improving Packet Predictability of Scalable Network-on-Chip Designs without Priority Pre-emptive Arbitration (University of York, 2012-2016). Examined by Prof Neil Audsley and Prof Tanya Vladimirova (University of Leicester).

M. Norazizi Sham Mohd Sayuti – Early Design Space Exploration of Hard Real-Time Embedded Networks-on-Chip (University of York, 2011-2014). Examined by Prof Neil Audsley and Dr Bjoern Franke (University of Edinburgh).

Andrew Burkimsher – Fair, Responsive Scheduling of Engineering Workflows on Computing Grids (University of York, 2009-2014). Co-supervised with Dr Iain Bate. Examined by Prof Alan Burns and Dr Rizos Sakellariou (University of Manchester).

Ipek Çalışkanelli - A Bio-inspired Load Balancing Technique for Wireless Sensor Networks. (University of York, 2010-2014). Examined by Dr Iain Bate and Dr Utz Roedig (Lancaster University).

Leandro Heleno Möller - Communication Infrastructure Modeling of Many-Core Architectures. (TU Darmstadt, 2006-2011). Informally supervised with Prof M. Glesner.

Luciano Copello Ost. System-level Specification and Design Space Exploration of Networks-on-Chip. (PUCRS, 2006-2010). Co-supervised with Prof F. Moraes.

## Current Doctoral Students

Miguel Boing - Machine learning models to support timeliness and reliability optimisation in wireless communications (University of Leeds, 2025- ).

Yue Zhu – Identifying and optimising worst-case latency bounds in on-chip network interconnects (University of Leeds, 2024- ).

Andras Pinter - Communication schedule and network management optimisation in adaptive IoT deployments (University of York, 2020- ).

## Master Projects

Eakansh. Cloud-based Genetic Algorithm Implementation using Microservices. 2024. (M.Sc. in Advanced Computer Science) – University of Leeds.

Huihui Xu. Data Analytics and Machine Learning for HF Radio Communications. 2024. (M.Sc. in Advanced Computer Science) – University of Leeds.

- Zhijian Lu. Game of Evolutionary Life. 2024. (M.Sc. in Advanced Computer Science) – University of Leeds.
- George W. Bray. Design and Implementation of a Virtual Automotive Hardware Security Module. 2020. (M.Eng. in Computer Science) - University of York.
- Ryan Smith. Comparing Metaheuristics for Task Mapping over Real-Time Networks-on-Chip. 2019. (M.Eng. in Computer Science) - University of York.
- James Harrison. FPGA design and implementation of a priority-arbitrated Network-on-Chip router. 2019. (M.Eng. in Computer Science) - University of York.
- Sam Watkins. Genetic Algorithms for Task Mapping over Real-Time Networks-on-Chip: Priority Assignment and Optimisation. 2018. (M.Eng. in Computer Science) - University of York.
- Liya Paskaleva. Task Mapping over Mixed-Criticality Networks-on-Chip. 2018. (M.Eng. in Computer Science with Embedded Systems Engineering) - University of York.
- Connor Yoh. Genetic Algorithms for Real-Time Network-on-Chip Optimization: supporting reconfigurable cores. 2018. (M.Eng. in Computer Science with Embedded Systems Engineering) - University of York.
- Lloyd Still. Genetic Algorithms for Task Mapping over Real-Time Networks-on-Chip: Memory Optimisation. 2017. (M.Eng. in Computer Science) - University of York.
- Bart Platak. Performance Analysis of a UAV Remote Vision-assisted Guidance Module. 2017. (M.Eng. in Computer Systems and Software Engineering) - University of York.
- Andrei-Costin Zisu. FPGA-based hardware acceleration for FastSLAM. 2017. (M.Eng. in Computer Science with Embedded Systems Engineering) - University of York.
- Miguel Boland. Optimisation and comparative analysis of genetic algorithms for indoor localisation. 2017. (M.Eng. in Computer Science with Artificial Intelligence) - University of York.
- Oliver Lea. An Evaluation of Evolutionary Models for Task Mapping over Real-Time Heterogeneous Network-on-Chips. 2017. (M.Eng. in Computer Science) - University of York.
- Anthony Williams. Benchmarks for multi and many-core systems. 2016. (M.Eng. in Computer Science) - University of York.
- James Dipper. Simulating Auction Style Resource Allocation in Cloud Computing. 2015. (M.Sc. in Information Technology) - University of York.
- Henri Normak. Acoustic localisation in wireless sensor networks using Mote Runner. 2015. (M.Eng. in Computer Science with Embedded Systems Engineering) - University of York.
- Ross Brown. Simulation of video processing algorithms using Ptolemy II. 2015. (M.Eng. in Computer Science with Embedded Systems Engineering) - University of York.
- Ashley Coombs. Network-on-Chip Simulation Visualisation. 2015. (M.Eng. in Computer Science) - University of York.
- Andrew Faulkner. Altruistic and egoistic behaviour in wireless sensor networks. 2014. (M.Eng. in Computer Science with Embedded Systems Engineering) - University of York.
- Adam Fahie. Using Wireless Sensor Networks to Produce Music. 2014. (M.Eng. in Computer Systems and Software Engineering) - University of York.
- Anthony Free. Simultaneous Localisation and Mapping for Mobile Robotics. 2014. (M.Eng. in Computer Systems and Software Engineering) - University of York.
- Hanwen Zhang. Simulating resource allocation mechanisms in Cloud Computing. 2013. (M.Sc. in Information Technology) - University of York.
- Steven Fisher. Heuristics for dynamic mapping of tasks in multicore systems. 2013. (M.Eng. in Computer Systems and Software Engineering) - University of York.
- Daniel Baark. Iterative linear programming as an optimisation method for buyer resources in online auctions evaluated using a Java-based Monte-Carlo simulation. 2012. (M.Sc. in Information Technology) - University of York.
- Paris Mesidis. Mapping of Real-time Applications on Network-on-Chip based MPSoCs. 2012. (M.Sc. by Research in Computer Science) - University of York.
- Adrian Racu. Static Scheduling of Tasks in Large Multicore Systems Using Evolutionary Computation Techniques. 2012. (M.Eng. in Computer Systems and Software Engineering) – University of York.
- Mohammed Omar. A Web Interface for In-home Monitoring using Wireless Sensor Networks and Mote Runner. 2012. (M.Eng. in Computer Systems and Software Engineering) – University of York.

- Brian Wong. Exploring Multi-Hop Communication in Wireless Sensor Networks using Mote Runner. 2012. (M.Eng. in Computer Systems and Software Engineering) – University of York.
- Okowa Aghudum. Runtime Monitoring of Inter-task Communication in Multi-core Architectures. 2010. (M.Sc. in Information Technology) – University of York.
- Jianping Zhou. Efficient request/response support in multicore architectures. 2010. (M.Sc. in Information Technology) – University of York.
- Ujwal Bhagwat. Indoor Localization using fingerprinting technique in minimal wireless sensor network setup. 2010. (M.Sc. in Computing) – University of York.
- Xiaojie Zhang. Static mapping of tasks in large multicore systems using evolutionary algorithms. 2010. (M.Sc. in Computing) – University of York.
- Akshay Dashrath. Comparative Analysis of Object Oriented and Procedural Programming Methodologies on the Android Platform. 2009. (M.Sc. in Information Technology) – University of York.
- Tarun Chhabra. Service Availability Management in Power-constrained ad-hoc Networks. 2009. (M.Sc. in Computing) – University of York
- Shasha Du. Design and Implementation of A Web-based Database System to Manage International Academic Collaboration Activities. 2009. (Master of Science in Information Technology) – University of York
- Diego Alonso Ahogado Alvarez. Availability Management of Composable Services for Wireless Sensor Networks. 2008. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.
- Xi Liu. Design Space Exploration of the On-Chip Interconnect Structure of a Graphic Display Controller Using VisualSim. 2008. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.
- Pierre Dicandia. Design-Automatisierung von dynamisch rekonfigurierbarer Hardware. 2007. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt. (Co-supervisor)
- Cihan Senel. VHDL Hardware Design and Implementation of a Camera-Link Framegrabber based on a Dynamic Reconfigurable Image Processing Kernel. 2007. (Master in Information and Communication Engineering) - Technische Universität Darmstadt. (Co-supervisor)
- Andreas Thuy. TinyOS Extensions Supporting Abstract Behavioral Modeling based on a Type System. 2007. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt.
- Abdelmajid El Mahjoub. VHDL Hardware Entwurf und Implementierung dynamisch rekonfigurierbarer Module auf einer Virtex-4 FPGA. 2006. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt. (Co-supervisor)
- Zhong Hua. Exploring Concurrency at Instruction Level on Reconfigurable Computing Platforms. 2006. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.
- Enkhbold Ochirsuren. Programmability support in a LEON2-based wireless sensor network node. 2006. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.
- Florian Markert. Unterstützung paralleler Befehlausführung in rekonfigurierbarer Hardware durch die Verwendung codegenerierender Actor-Bibliotheken. 2006. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt.
- Christopher Spies. Parallel Prozesse in rekonfigurierbaren Rechnersystemen: Entwurfsraumanalyse und Fallstudien. 2006. (Master in Informations- und Kommunikationstechnik) - Technische Universität Darmstadt.
- Muhammed Najmul Huda. Real-time Operating System support for Leon-based reconfigurable hardware. 2005. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.
- Stefan Zink. VHDL-Hardware-Entwurf und Implementierung modularer Algorithmen zur Farbrückgewinnung und Transformation eines CMOS Videosignals. 2005. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt. (Co-supervisor)
- Adeel Ashraf. VHDL-Entwurf und Implementierung eines parametrisierbaren Algorithmus zur Echtzeit-Binärisierung von Videodaten. 2005. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt. (Co-supervisor)
- Romualdo Begale Prudêncio. Analysis, Design and FPGA Implementation of a Reconfigurable Equalizer for WCDMA using Actor-oriented Modeling and Co-Simulation Tools. 2004. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.

Elvio Carlos Dutra e Silva Jr. Analysis, Design and FPGA Implementation of Chaotic Systems as Alternative for Gaussian Noise Generation. 2004. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.

Diego Fernando Jimenez Orostegui. Actor-oriented Encapsulation of Reconfigurable Prototyping Platforms. 2004. (Master in Information and Communication Engineering) - Technische Universität Darmstadt.

Friedhelm Mayer. VHDL Entwurf und Implementierung eines modularen Hardware-Bildverarbeitungsalgorithmus für Lichtschnittverfahren. 2004. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt. (Co-supervisor)

Florian Martin Lubitz. Typabstraktion für Jini-eingebettete rekonfigurierbare Hardware. 2002. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt.

## Bachelor Projects

Leo Bishop. Automatic Identification of Analysis Breaking Configurations for Wormhole Switching Networks-on-Chip with Priority-Preemptive Arbitration. 2024. (Computer Science) – University of Leeds.

Thomas Clarke - Investigating the Scalability of Mesh-Based Networks-on-a-Chip. 2024. (Computer Science) – University of Leeds.

Marcin Gil - Simulation and Analysis of Airspace Resource Management for Unmanned Aerial Vehicles Using Graph Search Algorithms. 2024. (Computer Science) – University of Leeds.

Thomas Joynson - Simulate Resource Management in an Arbitrary Network of Airspace Service Providers. 2024. (Computer Science) – University of Leeds.

Liam Mayall. A Simulation of Wormhole Switching in Networks. 2024. (Computer Science and Mathematics) – University of Leeds.

Rhys Milling. Cloud-based multi-stream video processing. 2023. (Computer Science) – University of York.

Kyriakos Antoniou. Simulation of Urban Airspace Resource Management. 2023. (Computer Science) – University of York.

Aymeric Goransson. Data Analysis and Machine Learning for HF Radio Communications. 2023. (Computer Science) – University of York.

Harry Whittaker. Simulation of Urban Airspace Resource Management. 2023. (Computer Science) – University of York.

Bethany Gilmore. Data Analysis and Machine Learning for HF Radio Communications. 2022. (Computer Science) – University of York.

Jack Longmuir. Data Analysis and Machine Learning for HF Radio Communications. 2022. (Computer Science) – University of York.

Quentin Rothman. Simulation of Urban Airspace Resource Management. 2022. (Computer Science) – University of York.

Joe Veale. Group formation tool for collaborative learning. 2022. (Computer Science) – University of York.

Shijie Lin. Group formation tool for collaborative learning. 2022. (Computer Science) – University of York.

Brian Chung. Group formation tool for collaborative learning. 2022. (Computer Science) – University of York.

Darren Mark Jones. Emulation for the Falcon microprocessor architecture. 2020. (Computer Science) – University of York.

Murray How-Spinks. Genetic Algorithms for Task Mapping over Real-Time Networks-on-Chip: Comparing Topologies. 2020. (Computer Science) – University of York.

Peter Castledine. Simulation of 6TiSCH Networks. 2020. (Computer Science) – University of York.

Suleiman Zaki. Genetic Algorithms for Real-Time Network-on-Chip Optimisation. 2020. (Computer Science) – University of York.

Tim Bradgate. Simulation of the Impact of Automated Truck Platooning on Existing Road Infrastructure. 2019. (Computer Science) – University of York.

Matthew Dunn. Simulation of Mobile Robotic Agents for Supporting Load-Balancing Wireless Sensor Networks. 2019. (Computer Science) – University of York.

Maxime Franchot. A Small-Scale Wireless Localization Fingerprinting System using IRIS Motes. 2019. (Computer Science) – University of York.

Hugo Geeves. Simulation of the impact of automated truck platooning traffic over existing bridge infrastructure. 2019. (Computer Science) – University of York.

Thomas Braun. Simulation-based Evaluation of Network Latency and Optimisation in Wormhole Networks-on-Chip. 2018. (Computer Science) – University of York.

Jonathan Derrick. Real-Time Communication Guarantees over Mote Runner. 2018. (Computer Science) – University of York.

Alistair Blair. Maker Culture and Home Automation: An Experimental Study Focused on Multi-Room Audio, 2016. (Computer Science with Embedded Systems Engineering) - University of York.

Lyubomir Chernev. Scheduling Topology Reconfiguration for Networks on Chips. 2013. (Computer Science with Embedded Systems Engineering) - University of York.

Robert Cazaciuc. A web interface for wireless deployment of Mote Runner applications on sensor motes. 2012. (Computer Science) – University of York.

Alastair Clark. Applying pattern matching techniques to online penny auctions. 2012. (Computer Science) – University of York.

Derek Wicks. Broadcast-based Geographical Information System: a feasibility study concerning map data partitioning. 2010. (Computer Science) – University of York.

Andreas Thuy. UML Erweiterungen für Actor-oriented Modellierungswerzeuge. 2004. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt.

Florian Martin Lubitz. Entwurf und Implementierung einer verteilten Softwarearchitektur für eine transparente Integrierung von Java-Applikationen und rekonfigurierbare Hardware. 2002. (Elektrotechnik und Informationstechnik) - Technische Universität Darmstadt.

Luciano Copello Ost. Modelos 3D de Descrição de Layout de Sistemas Microeletrônicos. 2001. 0 f. Trabalho de Conclusão de Curso. (Graduação em Informática Campus II) - Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS).

José Carlos Sant'Anna Palma. Sistema de Indexação Distribuída de Descrições VHDL de Circuitos Integrados usando Interface WWW. 1999. Trabalho de Conclusão de Curso. (Graduação em Informática Campus II) - Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS).

Sílvia dos Santos Scholz. Sistema Integrado de Edição e Verificação de Sintaxe. 1999. Trabalho de Conclusão de Curso. (Graduação em Informática Campus II) - Pontifícia Universidade Católica do Rio Grande do Sul (PUCRS).

## **Internships**

Ethan Proudlove. Experimental analysis of mesh-based wireless networks using LoRa protocol. 2024. (Computing) – University of Leeds.

Nickolay Smirnov. FPGA Implementation of NoC Router. 2019. (Computer Science) – University of York.

Jean-Louis Ferrer. Development of IEEE 802.15.4 protocol services over IBM Mote Runner. 2011. (Computer Science) – University of York.

Emma Brownbill. Mapping of Dataflow Applications onto Multicore Platforms. 2010. (Computer Science) – University of York.

Ritej Bachhwat. SystemC simulation of application-specific load over a Network-on-Chip. 2009. (Computer Science) – University of York.

## **Research Degree Examination Committees:**

### **PhD Thesis Examinations**

Yilian Ribot Gonzalez. Predictable Network on Chip for Real-Time Systems. 2024. PhD in Electrical and Computer Engineering. Engineering Department – University of Porto, Porto, Portugal. Examiners: L. S. Indrusiak, D. Dasari, F. J. Cazorla Almeida, P. A. G. L. F. Souto, G. Nelissen (co-advisor), L. Almeida (co-advisor), E. M. Tovar (co-advisor).

William Barnett. RoboArch: Architectural Modelling for Robotic Applications. 2022. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: A. Butterfield, L. S. Indrusiak.

Neelam Arya. Energy-Efficient VLSI Architectures using Approximate Computing Techniques for Multimedia Applications. 2022. PhD. Indian Institute of Information Technology and Management Gwalior, India.

Roy Sliet. A SIMD architecture for hard real-time systems. 2020. PhD in Computer Science. Department of Computer Science and Technology – University of Cambridge, UK. Examiners: L. S. Indrusiak, D. Greaves.

Aakash Soni. Analyse de performance temps-réel d'un réseau industriel embarqué à qualité de service. 2020. PhD in Informatics and Telecommunications. Institut National Polytechnique de Toulouse - Université Fédérale Toulouse Midi-Pyrénées, Toulouse, France. Examiners: Y. Song, L. George, L. S. Indrusiak, C. Rochange, F. Ridouard, A. Soukane, J.-L. Scharbarg (advisor), J. Ermont (co-advisor).

Joao Loureiro. XDense: A Mesh Grid Sensor Network for Extreme Dense Sensing. 2020. PhD in Electrical and Computer Engineering. Engineering Department – University of Porto, Porto, Portugal. Examiners: L. S. Indrusiak, J.-L. Scharbarg, J. A. R. Silva Matos, J. M. P. Cardoso, P. J. L. M. Portugal, E. M. Tovar (advisor).

Haitong Wang. Reducing Latency Variation and Increasing Bandwidth for Real-time Multi-core Systems with Predictable Memory Interconnect. 2020. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: K. Djemame, L. S. Indrusiak.

Savan Pankajkumar Vachhani. Investigation and Optimization of Novel Stack Structures. 2019. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: H. Meng, L. S. Indrusiak.

Eberle Rambo. Fault-Tolerant Many-Cores for Mixed-Critical Real-Time Systems. 2019. Dr.-Ing. Fakultaet fuer Elektrotechnik, Informationstechnik, Physik – Technische Universitaet Carolo-Wilhelmina zu Braunschweig, Germany. Referees: R. Ernst (advisor), L. S. Indrusiak, H. Michalik.

Siavoosh Payandeh Azad. Cross-Layer Dependability Management in Network on Chip based System on Chip. 2018. PhD in Computer Systems Engineering. Department of Computer Systems, School of Information Technologies, Tallinn University of Technology, Tallinn, Estonia. Opponents: A Garcia-Ortiz, L. S. Indrusiak.

Wanli Yu. Energy Aware Task Allocation Algorithms for Wireless Sensor Networks. 2018. PhD in Electrical Engineering. Universitaet Bremen, Bremen, Germany. Referees: A Garcia-Ortiz (supervisor), K.-L. Krieger, L. S. Indrusiak, U. Frese.

Alemayehu Addisu Desta. Energy Supply and Demand Side Management in Industrial Microgrid Context. 2017. PhD in Informatics. ESIEE - University of Paris-Est, Paris, France. Examination committee members: M. Chetto, L. S. Indrusiak, P. Courbin, B. Gaujal, Y. Song, L. George (advisor), H. Badis (co-advisor).

Tom Fleming. Allocation and Optimisation of Mixed Criticality Cyclic Executives. 2017. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: K. Hammond, L. S. Indrusiak.

Bharat Garg. Energy Efficient Accuracy Aware VLSI Architectures for Image Processing Applications using Approximate Computing. 2017. PhD. Indian Institute of Information Technology and Management Gwalior, India.

Lei Chen. Identifying the Usage Anomalies for ECG-based Healthcare Body Sensor Networks. 2017. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: G. Kirby, L. S. Indrusiak.

Christos Evripidou. Scheduling for Mixed-Criticality Hypervisor Systems in the Automotive Domain. 2017. EngD in Large Scale Complex Information Technology Systems. Department of Computer Science – University of York, UK. Examiners: M. Short, L. S. Indrusiak.

Anastasiia Butko. Fast Cycle-approximate Simulation Techniques for Manycore Architecture Exploration. 2015. PhD in Microelectronics. Montpellier Laboratory of Informatics, Robotics and Microelectronics (LIRMM) - University of Montpellier, France. Examination committee members: L. S. Indrusiak, J.-F. Mehaut, L. C. Ost, C. Adeniyi-Jones, M. Robert, G. Sassatelli (advisor), A. Gamatie.

Jamie Garside. Real-Time Prefetching on Shared-Memory Multi-Core Systems. 2015. PhD in Computer Science. Department of Computer Science - University of York, UK. Examination committee members: W. Vanderbauwheide, S. Viglas, L. S. Indrusiak.

Gary John Plumbridge. Actor-Oriented Programming for Resource Constrained Multiprocessor Networks on Chip. 2015. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: R. Jones, L. S. Indrusiak.

Marcelo Grandi Mandelli. Exploration of Runtime Distributed Mapping Techniques for Emerging Large Scale MPSoCs. 2015. PhD in Informatics. Jointly issued by Montpellier Laboratory of Informatics, Robotics and Microelectronics (LIRMM) - University of Montpellier, France, and Graduate Program in

Computer Science - Pontifical Catholic University of Rio Grande do Sul (PUCRS), Brazil. Examination committee members: G. Gogniat, J. L. Guntzel, L. Torres, L.S. Indrusiak, C. Marcon, L. Ost, G. Sassetelli, F. G. Moraes (advisor).

Borislav Nikolic. Many-Core Platforms in the Real-Time Embedded Computing Domain. 2015. PhD in Electrical and Computer Engineering. Engineering Department – University of Porto, Porto, Portugal. Examiners: P. Eles, L. S. Indrusiak, L. M. R. S. Pinho, J. A. R. Silva Matos, P. A. G. L. F. Souto, M. J. R. Souza, S. Petters (advisor).

Oumair Naseer. Fault Tolerance Based Feedback Control Scheduling for Real Time Embedded Systems. 2014 (examination), 2015 (reexamination). PhD in Engineering. Graduate School – University of Warwick, Coventry, UK. Examiners: L.S. Indrusiak, L Ran.

Tiong Hoo Lim. Dependable Network Protocols in Wireless Sensor Networks. 2013. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: U. Aickelin, L. S. Indrusiak.

Christopher Spies. Modellgestuetzte Analyse digitaler Hochfrequenz-Regelsysteme fuer ein Schwerionen-Synchrotron. 2013. Dr.-Ing. Fachbereich Elektrotechnik und Informationstechnik – Technische Universität Darmstadt, Germany. Referees: M. Glesner (advisor), H. Klingbeil, L.S. Indrusiak.

Mikhel Tagel. System-Level Design of Timing-Sensitive Network-on-Chip Based Dependable Systems. 2012. PhD. Department of Computer Engineering - Faculty of Information Technology – Tallinn University of Technology, Estonia. Opponents: Z. Peng, L.S. Indrusiak.

Leandro Heleno Moller. Communication Infrastructure Modeling of Many-Core Architectures. 2011. Dr.-Ing. Fachbereich Elektrotechnik und Informationstechnik – Technische Universität Darmstadt, Germany. Referees: M. Glesner (advisor), H. Eveking, L.S. Indrusiak (co-advisor), A. Klein, S. Santini.

Luciano Copello Ost. System-level Specification and Design Space Exploration of Networks-on-Chip. 2010. PhD in Computer Science. Graduate Program in Computer Science - Pontifical Catholic University of Rio Grande do Sul (PUCRS), Brazil. Committee members: J. Nurmi, L. Brisolara, A. Amory, L.S. Indrusiak (co-advisor), F. G. Moraes (advisor).

Ke Yu. Real-Time Operating System Modelling and Simulation Using SystemC. 2010. PhD in Computer Science. Department of Computer Science - University of York, UK. Examiners: W. Vanderbauwhele, L. S. Indrusiak.

Yana Esteves Krasteva. Reconfigurable Computing Based on Commercial FPGAs – Solutions for the Design and Implementation of Partially Reconfigurable Systems. 2009. PhD. Escuela Tecnica Superior de Ingenieros Industriales – Technical University of Madrid (UPM), Spain. Thesis reviewers: L. S. Indrusiak, D. Stroobandt, J. Silva Matos.

Lisane Brisolara de Brisolara. Strategies for Embedded Software Development based on High-level Models. 2007. PhD in Computer Science. Graduate Program in Computer Science (PPGC) - Universidade Federal do Rio Grande do Sul (UFRGS), Brazil. Committee members: L. S. Indrusiak, R. S. Oliveira, R. A. L. Reis (advisor), A. A. Susin.

## PhD Milestone Assessments

Thesis Research Plan Assessor of Yilian Ribot González (2021), Engineering Department – University of Porto, Porto, Portugal. Supervisors: E. Tovar and G. Nelissen.

PhD Assessor of Bashar Saeed Al-Ani (2020-present), University of York, UK. Supervisor: I. Bate.

PhD Assessor of Ana Markovic (2020-2022), University of York, UK. Supervisor: D. Kolovos and N. Voros.

PhD Assessor of William Barnett. (2018-present), University of York, UK. Supervisors: A. Cavalcanti and A. Miyazawa.

PhD Assessor of Sina Madani (2017-2020), University of York, UK. Supervisor: D. Kolovos.

Thesis Proposal Assessor of Felipe Rosa (2017), Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil. Supervisors: R. Reis and L. Ost.

## MRes Examinations

Geancarlo Abich. Extending FreeRTOS to Support Dynamic and Distributed Task Mapping in Multiprocessor Systems. 2017. MSc by Research in Computer Science. Graduate Program in Computer Science (PPGC) - Universidade Federal do Rio Grande do Sul (UFRGS), Brazil. Examiners: L. S. Indrusiak, E. A. Carara, A. A. Susin.

Jaison Valmor Bruch. Static Task Mapping of Real-Time Applications on Network-On-Chip based Systems. 2015. MSc. by Research in Applied Computer Science. Universidade do Vale do Itajai, Itajai, Brazil. Examiners: L. S. Indrusiak, M. E. Kreutz.

Tom Fleming. Extending Mixed Criticality Scheduling. 2013. MSc. by Research in Computer Science. Department of Computer Science - University of York, UK. Examiners: L. S. Indrusiak, G. Lipari.

## **Selected Talks:**

### **Keynotes**

Schedulability-driven Optimization of Real-time Systems, 10th Brazilian Symposium on Computing Systems Engineering, 24 November 2020. (70 attendees)

Cloud-based Evolutionary Optimisation of Cyber-Physical Systems, 6th International Conference on Computational Science and Technology (ICCST), Kota Kinabalu, Malaysia, 30 August 2019. (60 attendees)

Networks-on-Chip for Real-Time and Mixed-Criticality Applications, 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Madrid, Spain, 13 July 2017. (35 attendees)

Priority-based Wormhole Networks-on-Chip: challenges and opportunities, 15th International Workshop on Real-Time Networks (RTN), Dubrovnik, Croatia, 27 June 2017. (25 attendees)

Network-on-Chip Platforms for Real-Time Mixed-Criticality Applications, 23<sup>rd</sup> Int Conference on Real-Time Networks and Systems (RTNS), Lille, France, 4 November 2015. (70 attendees)

Performance Guarantees in Manycore Embedded Systems based on Network-on-Chip, 12<sup>th</sup> European Workshop on Performance Engineering (EPEW), Madrid, Spain, 1 September 2015. (50 attendees)

Bio-inspired Resource Management in Multiprocessor and Distributed Computing. 7th York Doctoral Symposium on Computer Science and Electronics (YDS 2014), York, UK, 30 October 2014. (60 attendees)

Exploring Application-level Concurrency in SoC Design. Int Symposium on System-on-Chip, Tampere, Finland. 16 Nov 2006. (70 attendees)

A Pragmatic Perspective on UML for System-on-Chip Design, 23rd IEEE Norchip Conference, Oulu, Finland, 21 Nov 2005. (70 attendees)

### **Invited Talks**

Management of Performance Guarantees in On-Chip Interconnects, Penn State University, State College, PA, USA, 7 Apr 2025. (20 attendees)

Management of Performance Guarantees in On-Chip Interconnects, Huawei Alpes Heterogeneous Computing Workshop, Annecy, France, 18 Jun 2024. (80 attendees)

Not as Fast as Possible, but as Fast as Necessary: Optimising Performance in Real-time Distributed Computing, Inaugural Lecture, University of Leeds, 24 Apr 2024. (40 attendees)

Making the world smaller: internationalisation and microelectronics, Festkolloquium zum 80. Geburtstag von Professor em. Dr. Dr. h. c. mult. Manfred Glesner, Technische Universitaet Darmstadt, Darmstadt, Germany, 27 Oct 2023. (60 attendees)

Digital Evil Twins - identification of worst-case behaviours in real-time systems, Workshop on Data Science Infrastructures, Leeds Institute for Data Analytics, Leeds, England, 11 Jul 2023. (30 attendees)

Digital Evil Twins - identification of worst-case behaviours in real-time systems, Huawei Global Software Technology Summit 2023, Edinburgh, Scotland, 1 Jun 2023. (50 attendees, plus online streaming to 100s)

University internationalisation: different approaches and implications, 20 years of iCE – Anniversary celebration, Technische Universitaet Darmstadt, Darmstadt, Germany, 5 Jul 2022. (50 attendees)

Testes de Escalonabilidade em Sistemas de Tempo Real, Universidade Federal da Bahia, Salvador, Brazil, 30 Sep 2021. (40 attendees, online)

Evolutionary Optimisation of Cyber-Physical Systems, CASS Talks 2020, IEEE Circuits and Systems Society, Rio Grande do Sul Chapter, YouTube Live, 19 Jun 2020. (120 attendees, online)

Evolutionary Optimisation of Cyber-Physical Systems, Teesside University, Middlesbrough, England, 21 Feb 2020. (30 attendees)

- Cloud-based Evolutionary Optimisation of Cyber-Physical Systems, Universiti Sains Islam Malaysia, Nilai, Malaysia, 23 Aug 2019. (15 attendees)
- Cloud-based Evolutionary Optimisation of Cyber-Physical Systems, Universiti Teknologi Brunei, Brunei, 19 Aug 2019. (20 attendees)
- Evolutionary Optimisation of Real-Time Systems and Networks, Workshop on Efficient Real-time Data Networks (ERDN), Nashville, USA, 11 Dec 2018. (20 attendees)
- Priority-based Wormhole Networks, University of Essex, Colchester, England, 1 August 2018.
- Evolutionary Optimisation of Real-Time Many-Cores, Adaptive Many-Core Architectures and Systems Workshop, York, England, 15 June 2018. (30 attendees)
- Priority-based Wormhole Networks, Institute for Theoretical Electrical Engineering and Microelectronics - Universitaet Bremen, Bremen, Germany, 11 May 2018. (11 attendees)
- Selfish and altruistic behaviour in resource-constrained cyber-physical systems using pheromone signalling, Self-Awareness in Cyber-Physical Systems (SelPhyS), Birmingham, England, 23 Apr 2018. (50 attendees)
- Priority-based Wormhole Networks, IEEE CASS Santa Maria Workshop, Santa Maria, Brazil, 6 April 2018. (100 attendees)
- Network-on-Chip Platforms for Real-Time Mixed-Criticality Applications, School of Electronics and Computer Science, University of Southampton, England, 22 February 2017. (30 attendees)
- Dynamic Resource Allocation in Embedded and High-Performance Computing, The Open Group Event and Member Meeting - Real-time Embedded Systems, Austin, USA, 21 July 2016. (30 attendees)
- Real-Time Mixed-Criticality Network-on-Chip Resource Allocation. 7<sup>th</sup> Int Workshop on Dependable Many-Core Computing (DMCC), Amsterdam, Netherlands, 23 July 2015. (30 attendees)
- Bio-inspired Resource Management in Multiprocessor and Distributed Computing, 4<sup>th</sup> Brazil Korea Forum on Science, Technology and Innovation, Universidade do Vale do Rio dos Sinos, São Leopoldo, Brazil, 27 August 2014. (150 attendees)
- Energy-efficient Embedded Hardware, Federal University of Santa Catarina – UFSC, Florianopolis, Brazil, 15 August 2014. (30 attendees)
- Bio-inspired Resource Management in Multiprocessor and Distributed Computing, University of Vale do Itajaí – Univali, Itajaí, Brazil, 14 August 2014. (100 attendees)
- Bio-inspired Resource Management in Multiprocessor and Distributed Computing, Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil, 4 August 2014. (30 attendees)
- Bio-inspired Resource Management in Multiprocessor and Distributed Computing, Indian Institute of Information Technology and Management (IIITM), Gwalior, India, 7 February 2014. (50 attendees)
- Real-Time Low-Power Task Mapping in Networks-On-Chip, CISTER Research Unit, School of Engineering, Polytechnic of Porto, Porto, Portugal, 4 September, 2013. (50 attendees)
- Fast and accurate system-level model of a NoC-based MPSoC supporting real-time applications. Int Symposium on System-on-Chip, Tampere, Finland, November 1, 2011. (50 attendees)
- Evaluation of Application-specific Multiprocessor Platforms based on Networks-on-Chip. University of Glasgow, Scotland, 2 Feb 2011. (15 attendees)
- Design and Validation of Application-specific Multiprocessor Platforms based on Networks-on-Chip. CREDES Workshop, Tallinn, Estonia, 22 September 2010. (30 attendees)
- System-on-Chip Design. TechnolInnova 2008, Queretaro, Mexico, 14 Nov 2008. (200 attendees)
- SoC Specification using UML and Actor-Oriented Modeling, Int Baltic Electronics Conference, Tallinn, Estonia, 4 Oct 2006. (80 attendees)
- Actor-Oriented Design (and some ideas on how to join forces with UML), Universität Kaiserslautern, Fraunhofer Institute for Experimental Software Engineering (IESE), Kaiserslautern, Germany, 28 Sep 2005. (30 attendees)
- Actor-oriented Design of Integrated Systems, University of Valencia, Valencia, Spain, 19 May 2005. (30 attendees)
- Marketing and Quality Assurance in the Application Process for the International Master Program in Information and Communication Engineering, Deutsche Akademische Austausch Dienst, Bonn, Germany, 9 Dec 2003. (30 attendees)
- Future Trends in Microelectronic Systems Design, Pontificia Universidad Catolica del Peru, Lima, Peru, 12 Sep 2003. (45 attendees)

## Panels and Tutorials

Panel: Role of LLM in certification and the assurance tool chain. 3rd International Workshop on Explainability of Real-time Systems and their Analysis at the IEEE Real-Time Systems Symposium (RTSS 2024), York, UK, 10 December 2024. (25 attendees)

Panel: Future Challenges in Reconfigurable Communication-centric Systems. 13th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Lille, France, 9 July 2018. (35 attendees)

Panel: Embedded, High-Performance, Cloud: is there a common design approach?, 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), Tallinn, Estonia, 27 June 2016. (45 attendees)

Invited tutorial: UML as System Modeling Language. Int Symposium on System-on-Chip, Tampere, Finland, 31 October, 2011. (25 attendees)

Panel: Programmability of Reconfigurable and Communication-centric SoCs: are we doing any better? ReCoSoC 2010, Karlsruhe, Germany, 19 May 2010. (50 attendees)

Invited tutorial: MPSoC Modelling. EMICRO 2010 – 12th SBC Microelectronics School, Porto Alegre, Brazil, 10-15 May 2010. (70 attendees)

Invited tutorial: Application-Platform Mapping in MPSoCs, IEEE IDT 2009, Riyadh, Saudi Arabia, 17 Nov 2009. (80 attendees)

## Selected Publications:

### Theses

#### A Framework Supporting Collaboration on the Distributed Design of Integrated Systems

Doctoral Thesis. Programa de Pós-Graduação em Computação, Universidade Federal do Rio Grande do Sul, Porto Alegre, and Fachbereich Elektrotechnik und Informationstechnik, Technische Universität Darmstadt, 2003. 163 p.

Advisors: Prof. Dr. Ricardo A. L. Reis (UFRGS) and Prof. Dr. Dr. h. c. mult. Manfred Glesner (TU Darmstadt)

Examination Committee: Prof. Dr. Flavio Rech Wagner (UFRGS), Prof. Dr. Ricardo Jacobi (Universidade de Brasília), Prof. Dr.-Ing. Rolf Jakoby (TU Darmstadt), Prof. Dr.-Ing. Abdelhak Zoubir (TU Darmstadt)

Final result: A (scale A to D, A being the highest)

#### Ambiente de Apoio ao Projeto de Circuitos Integrados baseado no World Wide Web (A World Wide Web based Design Automation Environment for Integrated Circuits)

Master Thesis. Centro de Pós-Graduação em Ciência da Computação, Universidade Federal do Rio Grande do Sul, Porto Alegre, 1998. 104 p.

Advisor: Prof. Dr. Ricardo A. L. Reis

Examination Committee: Prof. Dr. Flavio Rech Wagner (UFRGS), Prof. Dr. Ricardo Jacobi (UFRGS), Prof. Dr. José Valdeni de Lima (UFRGS), Prof. Dr. Claudiomar José Nunes Coelho Junior (UFMG)

Final result: A (scale A to D, A being the highest)

### Articles in Refereed Journals

INDRUSIAK, L. S.; BURNS, A. Real-Time Guarantees in Routerless Networks-on-Chip, ACM Transactions on Embedded Computing Systems, v. 22, n. 5, p. 1-27, Sep. 2023.

KUMAR, V.; YADAV, P; INDRUSIAK, L. S. Resilient Edge: Building an adaptive and resilient multi-communication network for IoT Edge using LPWAN and WiFi, IEEE Transactions on Network and Service Management, v. 20, n. 3, p. 3055-3071, Sep. 2023.

PRZEWOZNICZEK, M.; DZIURZANSKI, P.; ZHAO, S.; INDRUSIAK, L. S. Multi-Objective Parameterless Population Pyramid for Solving Industrial Process Planning Problems, Swarm and Evolutionary Computation, v 60, Feb. 2021.

KÜNZEL, G.; INDRUSIAK, L. S.; PEREIRA, C. E. Latency and Lifetime Enhancements in IWSN: a Q-Learning Approach for Graph Routing, IEEE Transactions on Industrial Informatics, v. 16, n. 8, p. 5617-5625, Aug. 2020.

DZIURZANSKI, P.; ZHAO, S.; PRZEWOZNICZEK, M.; KOMARNICKI, M.; INDRUSIAK, L. S. Scalable distributed evolutionary algorithm orchestration using Docker containers, Journal of Computational Science, v. 40, 2020.

- DZIURZANSKI, P.; ZHAO, S.; SCHOLZE, S.; ZIVILBERG, A.; KRONE, K.; INDRUSIAK, L. S. Process Planning and Scheduling Optimisation with Alternative Recipes, at – Automatisierungstechnik, v. 68, n. 2, p. 140-147, 2020.
- HARBIN, J.; BURNS, A.; DAVIS, R.; INDRUSIAK, L. S.; BATE, I.; GRIFFIN, D. The AirTight Protocol for Mixed Criticality Wireless CPS, ACM Transactions on Cyber-Physical Systems, v. 4, n. 2, 2020.
- INDRUSIAK, L. S.; HARBIN, J.; REINBRECHT, C.; SEPULVEDA, M. J. Side-Channel Protected MPSoC through Secure Real-Time Networks-on-Chip, Microprocessors and Microsystems, v. 68, p. 34-46, 2019.
- LOUREIRO, J.; RANGARAJAN, R.; NIKOLIC, B.; INDRUSIAK, L. S.; TOVAR, E. Extensive Analysis of a Real-Time Dense Wired Sensor Network Based on Traffic Shaping, ACM Transactions on Cyber-Physical Systems, v. 3, n. 3, 2019.
- NIKOLIC, B.; TOBUSCHAT, S.; INDRUSIAK, L. S.; ERNST, R.; BURNS, A. Real-Time Analysis of Priority-Preemptive NoCs with Arbitrary Buffer Sizes and Router Delays, Real-Time Systems, v. 55, n. 1, p. 63-105, 2019.
- DAVIS, R.; ALTMAYER, S.; INDRUSIAK, L. S.; MAIZA, C.; NELIS, V.; REINEKE, J. An extensible framework for multicore response time analysis, Real-Time Systems, v. 54, n. 3, p. 607-661, 2018.
- SINGH, A. K.; DZIURZANSKI, P.; MENDIS, H. R.; INDRUSIAK, L. S. A Survey and Comparative Study of Hard and Soft Real-time Dynamic Resource Allocation Strategies for Multi/Many-core Systems, ACM Computing Surveys, v. 50, n. 2, 40 p., 2017.
- MENDIS, H. R.; AUDSLEY, N. C. INDRUSIAK, L. S. Dynamic and Static Task Allocation for Hard Real-time Video Stream Decoding on NoCs, Leibniz Transactions on Embedded Systems, v. 4, n. 2, 25 p., 2017.
- MA, Y.; INDRUSIAK, L. S. Hardware-accelerated analysis of real-time Networks-on-Chip, Microprocessors and Microsystems, v. 53, p. 81-91, 2017.
- DZIURZANSKI, P.; SINGH, A. K.; INDRUSIAK, L. S. Multi-criteria Resource Allocation in Modal Hard Real-Time Systems, EURASIP Journal on Embedded Systems, v. 2017:30, 16 p., 2017.
- HARBIN, J.; INDRUSIAK, L. S. Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks-on-chip, Journal of Systems Architecture, v. 63, p. 33-47, 2016.
- BRISOLARA, L.B.; FERREIRA, P. R.; INDRUSIAK, L.S. Application modeling for performance evaluation on event-triggered wireless sensor networks, Design Automation for Embedded Systems, v. 20, n. 4, p. 269–287, 2016.
- INDRUSIAK, L. S.; HARBIN, J.; SANTOS, O. M. Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration, ACM Transactions on Design Automation of Electronic Systems, v. 20, n. 4, 22 p., 2015.
- INDRUSIAK, L. S. End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration, Journal of Systems Architecture, v. 60, n. 7, p. 553-561, 2014.
- BURKIMSHER, A.; BATE, I.; INDRUSIAK, L. S. A survey of scheduling metrics and an improved ordering policy for list schedulers operating on workloads with dependencies and a wide variation in execution times. Future Generation Computer Systems, v. 29, n. 8, 2013.
- OST, L.; MANDELLI, M.; ALMEIDA, G. M.; MOLLER, L.; INDRUSIAK, L.S.; SASSATELLI, G.; BENOIT, P.; GLESNER, M.; ROBERT, M.; MORAES, F. Power-aware dynamic mapping heuristics for NoC-based MPSoCs using a unified model-based approach. ACM Transactions on Embedded Computing Systems, v. 12, n. 3, 2013.
- CALISKANELLI, I.; HARBIN, J.; INDRUSIAK, L. S.; MITCHELL, P.; POLACK, F.; CHESMORE, D. Bioinspired Load Balancing in Large-Scale WSNs Using Pheromone Signalling. Int. Journal of Distributed Sensor Networks, Article ID 172012, 14 p., 2013.
- OST, L.; VARYANI, S.; INDRUSIAK, L.S.; MANDELLI, M.; ALMEIDA, G. M.; WACHTER, E.; MORAES, F.; SASSATELLI, G. Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization. ACM Transactions on Reconfigurable Technology and Systems, v. 5, n. 3, 2012.
- DUTRA E SILVA JUNIOR, E.; INDRUSIAK, L.S.; FINAMORE, W.; GLESNER, M. A Programmable Look-Up Table-Based Interpolator with Nonuniform Sampling Scheme. Int. Journal of Reconfigurable Computing, v. 2012, Article ID 647805, 14 p., 2012.
- OST, L.; GUINDANI, G.; INDRUSIAK, L.S.; MAATTA, S.; MORAES, F. Using abstract power estimation models for design space exploration in NoC-based MPSoC. IEEE Design & Test of Computers, v. 28, n. 2, 2011.

- SHI, Z.; BURNS, A.; INDRUSIAK, L. S. Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching. *Int. Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, v. 1, n. 2, 2010.
- MAATTA, S.; MOLLER, L.; INDRUSIAK, L. S.; OST, L.; GLESNER, M.; NURMI, J.; MORAES, F. Joint Validation of Application Models and Multi-Abstraction Network-on-Chip Platforms. *Int. Journal of Embedded and Real-Time Communication Systems (IJERTCS)*, v. 1, n. 1, 2010.
- GARCIA ORTIZ, A.; INDRUSIAK, L. S.; MURGAN, T.; GLESNER, M. Low-Power Coding for Networks-on-Chip with Virtual Channels. *Journal of Low Power Electronics*, v. 5, n. 1, p. 77-84, Apr. 2009.
- ACKERMANN, K. F.; HOFFMANN, B; INDRUSIAK, L. S.; GLESNER, M. Providing Memory Management Abstraction for Self-Reconfigurable Video Processing Platforms. *Int. Journal of Reconfigurable Computing*, v. 2009, Article ID 851613, 15 p., 2009. doi:10.1155/2009/851613
- INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L. On the Evolution of Remote Labs for Prototyping Digital Electronic Systems. *IEEE Transactions on Industrial Electronics*, v. 54, n. 6, p. 3069-3077, Dec. 2007.
- GARCIA ORTIZ, A.; MURGAN, T.; INDRUSIAK, L. S.; KABULEPA, L.; GLESNER, M. High Level Estimation of Power Consumption in Point-to-Point Interconnect. *Journal of Integrated Circuits and Systems*, v. 1, n. 1, p. 23-31, 2004.
- SAWICKI, S.; BRISOLARA, L. B.; INDRUSIAK, L. S.; REIS, R.A.L.; GLESNER, M. Supporting Collaboration in Distributed Design Environments using a Shared Object Space Infrastructure. *Journal of Integrated Circuits and Systems* v. 1, n. 1, p. 52-58, 2004.
- INDRUSIAK, L. S.; REIS, R. A. L.; GLESNER, M. Um Framework de Apoio à Colaboração no Projeto Distribuído de Sistemas Integrados. *Revista de Informática Teórica e Aplicada*, v. 11, n. 2, p. 49-73, 2004.
- GLESNER, M.; MURGAN, T.; INDRUSIAK, L. S.; PETROV, M.; PANDEY, S. System Design and Integration in Pervasive Appliances. *Journal of Microelectronics, Electronic Components and Materials*, v. 33, n. 4, p. 276-282, 2003.
- INDRUSIAK, L. S.; REIS, R. A. L. 3D integrated circuit layout visualization using VRML. *Future Generation Computer Systems*. Amsterdam: Elsevier Science, v.17, n.5, p.503 - 511, 2001.

## Books

INDRUSIAK, L. S.; DZIURZANSKI, P.; SINGH, A. K. Dynamic Resource Allocation in Embedded, High-Performance and Cloud Computing. Delft: River Publishers, 2016. 178 p. ISBN 9788793519084.

## Book Chapters

- BAGNATO, A.; QUADRI, I.; BROSSE, E.; SADOVYKH, A.; INDRUSIAK, L. S.; PAIGE, R.; AUDSLEY, N.; GRAY, I.; KOLOVOS, D. S.; MATRAGKAS, N.; ROSSI, M.; BARESI, L.; CRIPPA, M.C.; GENOLINI, S.; HANSEN, S.; MEISEL-BLOHM, G. MADES FP7 EU Project: Effective High Level SysML/MARTE Methodology for Real-Time and Embedded Avionics Systems. In: *Handbook of Research on Embedded Systems Design*. Hershey: IGI Global, 2014, p. 181-208.
- AUDSLEY, N.; GRAY, I.; KOLOVOS, D. S.; MATRAGKAS, N.; PAIGE, R.; INDRUSIAK, L. S. Automatic Development of Embedded Systems Using Model Driven Engineering and Compile-Time Virtualisation. In: *Embedded and Real Time System Development: A Software Engineering Perspective*. Studies in Computational Intelligence. Heidelberg: Springer, 2014, v. 520, p. 23-53.
- OCHIRSUREN, E.; HINKELMANN, H.; INDRUSIAK, L. S.; GLESNER, M. TinyOS Extensions for a Wireless Sensor Network Node based on a Dynamically Reconfigurable Processor. In: *Distributed Embedded Systems: Design, Middleware and Resources*. Boston: Springer, 2008, v. 271, p. 161-170.
- INDRUSIAK, L. S.; BECKER, J.; GLESNER, M.; REIS, R. A. L. Distributed Collaborative Design over Cave2 Framework. In: *SOC Design Methodologies*. Dordrecht: Kluwer Academic Publishers, 2002, v. 218, p. 97-108.

## Edited Books and Proceedings

MONTEIRO, D. W. L.; SILL, F.; INDRUSIAK, L. S. Proceedings of the 29<sup>th</sup> Symposium on Integrated Circuits and Systems Design (SBCCI 2016). IEEE, 2016. ISBN 9781509027361.

- INDRUSIAK, L. S.; DZIURZANSKI, P.; SINGH, A. K. Proceedings of the 2<sup>nd</sup> International Workshop on Dynamic Resource Allocation and Management in Embedded, High Performance and Cloud Computing (DREAMCloud 2016). arXiv:1601.04675
- BAGNATO, A.; INDRUSIAK, L.S.; QUADRI, I. R.; ROSSI, M. Handbook of Research on Embedded Systems Design. Hershey: IGI Global, 2014. 580 p. ISBN 9781466661943.
- INDRUSIAK, L. S.; GOGNIAT, G.; VOROS, N. Proceedings of the 7<sup>th</sup> International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2012). Piscataway: IEEE, 2012. ISBN 9781467325721.
- INDRUSIAK, L. S.; GOEHRINGER, D.; ALMEIDA, G. M.; SASSATELLI, G. Proceedings of the 6<sup>th</sup> International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2011). Piscataway: IEEE, 2011. ISBN 9781457706424.
- RIESGO, T.; DE LA TORRE, E.; INDRUSIAK, L. S. VLSI Circuits and Systems IV. Proceedings of the SPIE, Volume 7363. 2009. ISBN 9780819476371.
- PAWLAK, A.; SANDKUHL, K.; CHOLEWA, W. INDRUSIAK, L. S. Coordination of Collaborative Engineering – State of the Art and Future Challenges. Lecture Notes in Informatics, v. P-120. Proc. 5<sup>th</sup> Workshop on Challenges in Collaborative Engineering. Bonn: Gesellschaft für Informatik, 2007. 212 p. ISBN 978-3-88579-214-7.
- GLESNER, M. ; REIS, R. A. L. ; INDRUSIAK, L. S.; MOONEY, V.; EVEKING, H. VLSI-SOC: From Systems to Chips. New York: Springer, 2006. 320 p. ISBN 0387334025.
- INDRUSIAK, L. S.; KARLSSON, L.; SANDKUHL, K.; PAWLAK, A. Proceedings of the 4<sup>th</sup> Challenges in Collaborative Engineering Workshop. Jönköping: Jönköping University, 2006. 142 p. ISBN 919756043X.
- SASSATELLI, G.; INDRUSIAK, L. S.; GLESNER, M.; TORRES, L. Proceedings of the 2<sup>nd</sup> International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2006). Montpellier: Univ. Montpellier II, 2006. 250 p. ISBN 2951746121.
- SASSATELLI, G.; GLESNER, M.; TORRES, L.; INDRUSIAK, L. S.; HOLLSTEIN, T. Proceedings of the 1<sup>st</sup> International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2005). Montpellier: Univ. Montpellier II, 2005. 184 p. ISBN 2951746113.
- GLESNER, M.; REIS, R. A. L.; EVEKING, H.; MOONEY, V.; INDRUSIAK, L. S.; ZIPF, P. IFIP WG 10.5 Conference on Very Large Scale Integration of System-on-Chip - Proceedings. Darmstadt: Technische Universität Darmstadt, 2003. v. 1. 487 p. ISBN 3901882170

### **Guest Editorials, Keynote Papers, Position Papers**

- INDRUSIAK, L.S.; DAVIS, R. I.; DZIURZANSKI, P. Evolutionary Optimisation of Real-Time Systems and Networks. 2019. arXiv:1905.01888 [cs.PF]
- GORGON, M. CARDOSO, J. M. P.; GOEHRINGER, D. INDRUSIAK, L.S. Special issue on design of algorithms and architectures for signal and image processing. Journal of Systems Architecture - Embedded Systems Design v. 79, 2017. p. 16-17.
- INDRUSIAK, L.S. Real-Time Mixed-Criticality Network-on-Chip Resource Allocation. In: 7th Int Workshop on Dependable Many-Core Computing (DMCC), Amsterdam, Netherlands. Proceedings of the Int Conference on High Performance Computing and Simulation (HPCS). IEEE, 2015. p. 559-560.
- DANESHTALAB, M.; LILJEBERG, P.; MODARRESSI, M.; INDRUSIAK, L. S. Special issue on network-based many-core embedded systems. Journal of Systems Architecture - Embedded Systems Design v. 59, n. 9, 2013. p. 691-692.
- SANDKUHL, K.; INDRUSIAK, L. S.; KARLSSON, L. Guest Editorial Preface: State of the Art and Future Challenges in Collaborative Design. International Journal of e-Collaboration, v. 3, n. 4, Oct.-Dec. 2007.
- INDRUSIAK, L. S. Exploring Application-level Concurrency in SoC Design. In: International Symposium on System-on-Chip, 2006, Tampere, Finland. Proceedings. Piscataway: IEEE, 2006. p. 69-72.
- INDRUSIAK, L. S.; GLESNER, M. SoC Specification using UML and Actor-Oriented Modeling. In: International Baltic Electronics Conference, 2006, Tallinn, Estonia. Proceedings. Piscataway: IEEE, 2006. p. 31-36.
- BIUNDO, S.; INDRUSIAK, L. S.; GLESNER, M.; et al. Was ist Informatik? - Positions paper der Gesellschaft für Informatik. Bonn: Gesellschaft für Informatik e.V. (GI), 2005.
- INDRUSIAK, L. S. A Pragmatic Perspective on UML for System-on-Chip Design. In: 23rd IEEE Norchip Conference, 2005, Oulu, Finland. Proceedings. Piscataway: IEEE, 2005. p. 169-171.

## Full Papers in Peer-Reviewed Conferences and Workshops

- PINTER, A.; INDRUSIAK, L. S.; GRAY, I. Evaluation of Early Packet Drop Scheduling Policies in Criticality-Aware Wireless Sensor Networks. In: 27<sup>th</sup> IEEE Symposium on Real-Time Distributed Computing (ISORC), 2024, Carthage.
- MARKOVIC, A.; KOLOVOS, D.; INDRUSIAK, L. S. Distributed Data Locality-Aware Job Allocation. In: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis (SC-W), 2023, Denver. Proceedings, p. 2089–2096.
- KÜNZEL, G.; CAINELLI, G. P.; MÜLLER, I.; PEREIRA, C. E.; INDRUSIAK, L. S. A Reliable and Low-Latency Graph-Routing Approach for IWSN using Q-Routing. In: X Brazilian Symposium on Computing Systems Engineering (SBESC), 2020, Florianopolis. Proceedings, 8 p.
- BURNS, A.; INDRUSIAK, L.S.; SMIRNOV, N.; HARRISON, J. A Novel Flow Control Mechanism to Avoid Multi-Point Progressive Blocking in Hard Real-Time Priority-Preemptive NoCs. In: 26th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2020, Sydney. Proceedings.
- DZIURZANSKI, P.; DAVIS, R. I.; INDRUSIAK, L. S. Synthesizing Real-Time Schedulability Tests using Evolutionary Algorithms: A Proof of Concept. In: 40th IEEE Real-Time Systems Symposium (RTSS), 2019, Hong Kong. Proceedings.
- ZHAO, S.; MEI, H.; DZIURZANSKI, P.; PRZEWOZNICZEK, M.; INDRUSIAK, L. S. Cloud-based Integrated Process Planning and Scheduling Optimisation via Asynchronous Islands. In: 16th Int Conference on Economics of Grids, Clouds, Systems and Services (GECON), 2019, Leeds. Proceedings, p. 247-259. Lecture Notes in Computer Science, vol 11819.
- ZHAO, S.; DZIURZANSKI, P.; PRZEWOZNICZEK, M.; KOMARNICKI, M.; INDRUSIAK, L. S. Cloud-based Dynamic Distributed Optimisation of Integrated Process Planning and Scheduling in Smart Factories. In: Genetic and Evolutionary Computation Conference (GECCO), 2019, Prague. Proceedings, p. 1381-1389.
- DZIURZANSKI, P.; ZHAO, S.; SWAN, J.; INDRUSIAK, L. S.; SCHOLZE, S.; KRONE, K. Solving the Multi-objective Flexible Job-Shop Scheduling Problem with Alternative Recipes for a Chemical Production Process. In: 22nd Int Conference in Applications of Evolutionary Computation (EvoApplications), 2019, Leipzig, Germany. Lecture Notes in Computer Science, v. 11454, p. 33-48.
- PENNY, W.; PALOMINO, D.; PORTO, M.; ZATT, B.; INDRUSIAK, L. S. Design Space Exploration of HEVC RCL Mapped onto NoC-Based Embedded Platforms. In: 14th Int Symposium on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2019, York. Proceedings, 8 p.
- DZIURZANSKI, P.; ZHAO, S.; INDRUSIAK, L. S. Integrated process planning and scheduling in commercial smart kitchens. In: Int Workshop on Reconfigurable and Communication-centric Cyber-Physical Systems (ReCoCyPS), 2019, York. Proceedings.
- ZHAO, S.; DZIURZANSKI, P.; INDRUSIAK, L. S. An XML-based Factory Description Language for Smart Manufacturing Plants in Industry 4.0. In: Int Workshop on Reconfigurable and Communication-centric Cyber-Physical Systems (ReCoCyPS), 2019, York. Proceedings.
- ZHAO, S.; DZIURZANSKI, P.; INDRUSIAK, L. S. Value-driven Manufacturing Planning using Cloud-based Evolutionary Optimisation. In: 10th Int Conference on Manufacturing Science and Technology (ICMST), 2019, Sabah, Malaysia. Proceedings.
- GRIFFIN, D.; HARBIN, J.; BURNS, A.; BATE, I.; DAVIS, R.; INDRUSIAK, L. S. Validating High Level Simulation Results against Experimental Data and Low Level Simulation. In: 27<sup>th</sup> Int Conference on Real-Time Networks and Systems (RTNS), 2019, Toulouse. Proceedings
- PENNY, W.; PALOMINO, D.; PORTO, M.; ZATT, B.; INDRUSIAK, L. S. Performance Evaluation of HEVC RCL Applications Mapped onto NoC-Based Embedded Platforms. In: Symposium on Integrated Circuits and Systems Design (SBCCI), 2019, Sao Paulo. Proceedings.
- DZIURZANSKI, P.; SWAN, J.; INDRUSIAK, L. S.; RAMOS, J. M. Implementing Digital Twins of Smart Factories with Interval Algebra. In: IEEE Int Conference on Industrial Technology (ICIT), 2019, Melbourne, Australia. Proceedings, p. 941-948.
- DZIURZANSKI, P.; SWAN, J.; INDRUSIAK, L. S. Scheduling of Smart Factories using Edge Computing and Clouds. In: 1st Int Workshop on Trustworthy and Real-time Edge Computing for Cyber-Physical Systems (TREC4CPS), 2018, Nashville, USA. Proceedings.
- HARBIN, J.; GRIFFIN, D.; BURNS, A.; BATE, I.; DAVIS, R.; INDRUSIAK, L. S. Supporting Critical Modes in AirTight. In: 6th Int Workshop on Mixed Criticality Systems (WMC), 2018, Nashville, USA. Proceedings.

- BURNS, A.; HARBIN, J.; INDRUSIAK, L. S.; BATE, I.; DAVIS, R.; GRIFFIN, D. AirTight: A Resilient Wireless Communication Protocol for Mixed-Criticality Systems. In: 24th IEEE Int Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2018, Hakodate, Japan. Proceedings.
- DZIURZANSKI, P.; SWAN, J.; INDRUSIAK, L. S. Value-Based Manufacturing Optimisation in Serverless Clouds for Industry 4.0. In: Genetic and Evolutionary Computation Conference (GECCO), 2018, Kyoto. Proceedings.
- BOLAND, M. D.; INDRUSIAK, L. S. Analysis of the use of genetic algorithms for indoor localisation via cloud point matching. In: Genetic and Evolutionary Computation Conference (GECCO), 2018, Kyoto. Proceedings.
- INDRUSIAK, L. S.; BURNS, A.; NIKOLIC, B. Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NoCs. In: Design, Automation & Test in Europe Conference (DATE), 2018, Dresden. Proceedings, p. 219-224.
- STILL, L. R.; INDRUSIAK, L. S. Memory-Aware Genetic Algorithms for Task Mapping on Hard Real-Time Networks-on-Chip. In: 26th Euromicro Int Conference on Parallel, Distributed and Network-based Processing (PDP), 2018, Cambridge. Proceedings.
- MENDIS, H. R.; CHEN, W. M.; INDRUSIAK, L. S.; KUO, T. W.; HSIU, P. C. Impact of Memory Frequency Scaling on User-centric Smartphone Workloads. In: 33rd ACM/SIGAPP Symposium on Applied Computing (SAC), 2018, Pau. Proceedings.
- LOUREIRO, J.; RANGARAJAN, R.; NIKOLIC, B.; INDRUSIAK, L. S.; TOVAR, E. Real-Time Dense Wired Sensor Network Based on Traffic Shaping. In: 23rd IEEE Int Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2017, Hsinchu, Taiwan. Proceedings.
- INDRUSIAK, L. S.; HARBIN, J.; SEPULVEDA, M. J. Side-Channel Attack Resilience through Route Randomisation in Secure Real-Time Networks-on-Chip. In: 12th Int Symposium on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2017, Madrid. Proceedings, 8p.
- BRUCH, J. V.; SILVA, E. A.; ZEFERINO, C. A.; INDRUSIAK, L. S. Deadline, Energy and Buffer-Aware Task Mapping Optimization in NoC-Based SoCs Using Genetic Algorithms. In: 7<sup>th</sup> Brazilian Symposium on Computing Systems Engineering (SBESC), 2017, Curitiba. Proceedings, p. 86-93.
- MA, Y.; INDRUSIAK, L.S. Hardware-Accelerated Parallel Genetic Algorithm for Fitness Functions with Variable Execution Times. In: Genetic and Evolutionary Computation Conference (GECCO), 2016, Denver. Proceedings, p. 829-836.
- MARQUES, M. R. S.; BRISOLARA, L.; FERREIRA, P. R.; INDRUSIAK, L.S. Eboracum: An Extensible Framework for High-level Modeling and Evaluation of Reactive and Adaptable WSNs. In: 21st IEEE Int Conference on Emerging Technologies and Factory Automation (ETFA), 2016, Berlin. Proceedings, 8 p.
- MENDIS, H. R.; INDRUSIAK, L. S. Synthetic Workload Generation of Broadcast related HEVC Stream Decoding for Resource Constrained Systems. In: 13th Int Conference on Signal Processing and Multimedia Applications (SIGMAP), 2016, Lisbon. Proceedings, 11 p.
- NIKOLIC, B.; PINHO, L. M.; INDRUSIAK, L. S. On Routing Flexibility of Wormhole-Switched Priority-Preemptive NoCs. In: 22nd IEEE Int Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2016, Daegu, South Korea. Proceedings, p. 120-129.
- DZIURZANSKI, P.; SINGH, A. K.; INDRUSIAK, L. S. Energy-Aware Resource Allocation in Multi-Mode Automotive Applications with Hard Real-Time Constraints. In: 19th IEEE Int Symposium on Real-Time Distributed Computing (ISORC), 2016, York. Proceedings, p. 100-107.
- SINGH, A. K.; DZIURZANSKI, P.; INDRUSIAK, L. S. Value and Energy Aware Adaptive Resource Allocation of Soft Real-time Jobs on Many-core HPC Data Centers. In: 19th IEEE Int Symposium on Real-Time Distributed Computing (ISORC), 2016, York. Proceedings, p. 190-197.
- DZIURZANSKI, P.; SINGH, A. K.; INDRUSIAK, L. S. Feedback-Based Admission Control for Hard Real-Time Task Allocation under Dynamic Workload on Many-Core Systems. In: 29th Int Conf on Architecture of Computing Systems (ARCS), 2016, Nuremberg. Proceedings, p. 157-169. Lecture Notes in Computer Science 9637, Springer, 2016.
- MENDIS, H. R.; INDRUSIAK, L. S. Low Communication Overhead Dynamic Mapping of Multiple HEVC Video Stream Decoding on NoCs. In: 7th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures (PARMA-DITAM), HiPEAC Conference, 2016, Prague. Proceedings, p. 19-24.
- BURKIMSHER, A.; INDRUSIAK, L. S. Bidding policies for market-based HPC workflow scheduling. In: 2nd Int Workshop on Dynamic Resource Allocation and Management in Embedded, High Performance and Cloud Computing (DREAMCloud), HiPEAC Conference, 2016, Prague. Proceedings, 7 p.

- DZIURZANSKI, P.; SINGH, A. K.; INDRUSIAK, L. S.; SABALLUS, B. Benchmarking, System Design and Case-studies for Multi-core based Embedded Automotive Systems. In: 2nd Int Workshop on Dynamic Resource Allocation and Management in Embedded, High Performance and Cloud Computing (DREAMCloud), HiPEAC Conference, 2016, Prague. Proceedings, 6 p.
- LATIF, K.; SELVA, M.; EFFIONG, C.; URSU, R.; GAMATIE, A.; SASSATELLI, G.; ZORDAN, L.; OST, L.; DZIURZANSKI, P.; INDRUSIAK, L. S. Design space exploration for complex automotive applications: an engine control system case study. In: 8<sup>th</sup> Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools (RAPIDO), HiPEAC Conference, 2016, Prague. Proceedings, 7 p.
- SINGH, A. K.; DZIURZANSKI, P.; INDRUSIAK, L. S. Value and Energy Optimizing Dynamic Resource Allocation in Many-core HPC Systems. In: 7th IEEE International Conference on Cloud Computing Technology and Science (CloudCom), 2015, Vancouver. Proceedings, 6 p.
- ALTMAYER, S.; DAVIS, R. I.; INDRUSIAK, L. S.; MAIZA, C.; NELIS, V.; REINEKE, J. A Generic and Compositional Framework for Multicore Response Time Analysis. In: 23<sup>rd</sup> Int Conference on Real-Time Networks and Systems (RTNS), 2015, Lille. Proceedings, p. 129-138.
- DZIURZANSKI, P.; SINGH, A. K.; INDRUSIAK, L. S.; SABALLUS, B. Hard Real-time Guarantee of Automotive Applications during Mode Changes. In: 23<sup>rd</sup> Int Conference on Real-Time Networks and Systems (RTNS), 2015, Lille. Proceedings, p. 161-170.
- MENDIS, H. R.; INDRUSIAK, L. S.; AUDSLEY, N. Bio-inspired distributed task remapping for multiple video stream decoding on homogeneous NoCs. In: 13th IEEE Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia), 2015, Amsterdam. Proceedings, 10p.
- BRISOLARA, L.B.; FERREIRA, P. R.; INDRUSIAK, L.S. Impact of Temporal and Spatial Application Modeling on Event-triggered Wireless Sensor Network Evaluation. In: 5<sup>th</sup> Brazilian Symposium on Computing Systems Engineering (SBESC), 2015, Foz do Iguaçu. Proceedings, p. 30-35.
- SAYUTI, M.N.S.M.; INDRUSIAK, L.S. A constructive task mapping algorithm for hard real-time embedded NoCs. In: IEEE Conference on Systems, Process and Control (ICSPC), 2015, Bandar Sunway. Proceedings, p. 123-128.
- INDRUSIAK, L. S.; HARBIN, J.; BURNS, A. Average and Worst-Case Latency Improvements in Mixed-Criticality Wormhole Networks-on-Chip. In: 27<sup>th</sup> Euromicro Conference on Real-Time Systems (ECRTS), 2015, Lund. Proceedings, p. 47-56.
- HARBIN, J.; FLEMING, T.; INDRUSIAK, L. S.; BURNS, A. GMCB: An Industrial Benchmark for use in Real-Time Mixed-Criticality Networks-on-Chip. In: 6<sup>th</sup> Int Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS), 2015, Lund. Proceedings.
- MENDIS, H. R.; AUDSLEY, N.; INDRUSIAK, L. S. Task allocation for decoding multiple hard real-time video streams on homogeneous NoCs. In: 13<sup>th</sup> IEEE International Conference on Industrial Informatics (INDIN), 2015, Cambridge. Proceedings, p. 246 - 251.
- SUDEV, B.; INDRUSIAK, L.S.; HARBIN, J. Network-on-Chip packet prioritisation based on instantaneous slack awareness. In: 13<sup>th</sup> IEEE International Conference on Industrial Informatics (INDIN), 2015, Cambridge. Proceedings, p. 227 – 232.
- FERREIRA, P. R.; BRISOLARA, L.B.; INDRUSIAK, L.S. Decentralised Load Balancing in Event-Triggered WSNs Based on Ant Colony Work Division. In: 41st Euromicro Conference on Software Engineering and Advanced Applications (SEAA), 2015, Funchal. Proceedings, p. 69-75.
- SAYUTI, M.N.S.M.; INDRUSIAK, L.S. A Function for Hard Real-Time System Search-Based Task Mapping Optimisation. In: 18<sup>th</sup> Int Symposium on Real-Time Distributed Computing (ISORC), 2015, Auckland. Proceedings, p. 66-73.
- INDRUSIAK, L. S.; DZIURZANSKI, P. An Interval Algebra for Multiprocessor Resource Allocation. In: 15th Int Conference on Embedded Computer Systems Architectures Modelling and Simulation (SAMOS), 2015, Samos. Proceedings.
- SINGH, A. K.; DZIURZANSKI, P.; INDRUSIAK, L. S. Market-inspired Dynamic Resource Allocation in Many-core High Performance Computing Systems. In: Int Conf on High Performance Computing and Simulation (HPCS), 2015, Amsterdam. Proceedings, p. 413-420.
- MA, Y.; INDRUSIAK, L.S. Hardware-accelerated Response Time Analysis for priority-preemptive Networks-on-Chip. In: 10th International Symposium on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2015, Bremen. Proceedings, 8p.
- BURNS, A.; HARBIN, J.; INDRUSIAK, L. S. A Wormhole NoC Protocol for Mixed Criticality Systems. In: 35<sup>th</sup> IEEE Real-Time Systems Symposium (RTSS), 2014, Rome. Proceedings, p. 184-195.
- MENDIS, H. R.; INDRUSIAK, L. S.; AUDSLEY, N. Predictability and Utilisation Trade-off in the Dynamic Management of Multiple Video Stream Decoding on Network-on-Chip Based Homogeneous Embedded

- Multi-cores. In: 22<sup>nd</sup> International Conference on Real-Time Networks and Systems (RTNS), 2014, Versailles. Proceedings. p. 161-170.
- SUDEV, B.; INDRUSIAK, L.S. Predictability Enhancement in Non-preemptive NoCs using Selective Packet Splitting. In: 12<sup>th</sup> IEEE International Conference on Industrial Informatics (INDIN), 2014, Porto Alegre. Proceedings, p. 195-200.
- CALISKANELLI, I.; INDRUSIAK, L.S. Using Mobile Robotic Agents to Increase Service Availability and Extend Network Lifetime on WSRNs. In: 12<sup>th</sup> IEEE International Conference on Industrial Informatics (INDIN), 2014, Porto Alegre. Proceedings, p. 388-393.
- SUDEV, B.; INDRUSIAK, L.S. Low Overhead Predictability Enhancement in Non-preemptive Network-On-Chip Routers using Priority Forwarded Packet Splitting. In: 9th International Symposium on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2014, Montpellier. Proceedings, 6 p.
- DZIURZANSKI, P.; GHAZZAWI, H. A.; INDRUSIAK, L. S. Feedback-Based Admission Control for Task Allocation. In: 9th International Symposium on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2014, Montpellier. Proceedings, 5 p.
- MA, Y.; SAYUTI, M.N.S.M.; INDRUSIAK, L.S. Inexact End-to-End Response Time Analysis as Fitness Function in Search-based Task Allocation Heuristics for Hard Real-Time Network-on-Chips. In: 9th International Symposium on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2014, Montpellier. Proceedings, 8p.
- BURKIMSHER, A.; BATE, I.; INDRUSIAK, L. S. A Characterisation of the Workload on an Engineering Design Grid. In: 22nd High Performance Computing Symposium (HPC), 2014, Tampa. Proceedings. p. 639-646.
- HARBIN, J.; INDRUSIAK, L. S. Fine-Grained Link Locking Within Power and Latency Transaction Level Modelling in Wormhole Switching Non-Preemptive Networks-on-Chip. In: 5th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures (PARMA-DITAM), 2014, Vienna. Proceedings, 6 p.
- CALISKANELLI, I.; INDRUSIAK, L.S. Search-Based Parameter Tuning on Application-Level Load Balancing for Distributed Embedded Systems. In: 11<sup>th</sup> IEEE Int Conference on Embedded and Ubiquitous Computing (EUC), 2013, Zhangjiajie. Proceedings, p. 2050-2057.
- SAYUTI, M.N.S.M.; INDRUSIAK, L.S.; GARCIA ORTIZ, A. An optimisation algorithm for minimising energy dissipation in NoC-based hard real-time embedded systems. In: 21<sup>st</sup> Int Conference on Real-Time Networks and Systems (RTNS), 2013, Sophia-Antipolis. Proceedings, p. 3-12.
- SAYUTI, M.N.S.M.; INDRUSIAK, L.S. Real-Time Low-Power Task Mapping in Networks-on-Chip. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2013, Natal. Proceedings, p. 14-19.
- BURKIMSHER, A.; BATE, I.; INDRUSIAK, L. S. Scheduling HPC Workflows for Responsiveness and Fairness with Networking Delays and Inaccurate Estimates of Execution Times. In: 19<sup>th</sup> European Conference on Parallel Processing (Euro-Par), 2013, Aachen. Lecture Notes in Computer Science, v. 8097, p. 126-137.
- HARBIN, J.; INDRUSIAK, L. S. Fast Transaction-Level Dynamic Power Consumption Modelling in Priority Preemptive Wormhole Switching Networks On Chip. In: 13<sup>th</sup> Int Conference on Embedded Computer Systems Architectures Modelling and Simulation (SAMOS), 2013, Samos. Proceedings p. 172-179.
- HARBIN, J.; INDRUSIAK, L. S. Dynamic Task Remapping For Power and Latency Performance Improvement in Priority-Based Non-Preemptive Networks on Chip. In: 8th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2013, Darmstadt. Proceedings.
- CALISKANELLI, I.; HARBIN, J.; INDRUSIAK, L. S.; MITCHELL, P.; POLACK, F.; CHESMORE, D. Runtime optimisation in WSNs for load balancing using pheromone signalling. In: 3rd IEEE International Conference on Networked Embedded Systems for Every Application (NESEA), 2012, Liverpool. Proceedings.
- MOLLER, L.; INDRUSIAK, L.S.; OST, L.; GLENNER, M. Comparative Analysis of Dynamic Task Mapping Heuristics in Heterogeneous NoC-based MPSoCs. In: International Symposium on System-on-Chip (SoC), 2012, Tampere. Proceedings.
- TOVAR, E.; PEREIRA, N.; BATE, I.; INDRUSIAK, L. S.; PENNA, S.; NEGRAO, J.; VIANA, J. C.; PHILIPP, F.; MAYER, D.; HERAS, J.; PACHECO, F.; LOUREIRO, J. Networked embedded systems for active flow control in aircraft. In: 11th Int. Workshop on Real Time Networks (RTN), 2012. Proceedings.
- GHAZZAWI, H.A.; BATE, I.; INDRUSIAK, L.S. A Control Theoretic Approach for Workflow Management. In: 17th IEEE International Conference on Engineering of Complex Computer Systems (ICECCS), 2012, Paris. Proceedings.

- RACU, A.; INDRUSIAK, L.S. Using Genetic Algorithms to Map Hard Real-Time NoC-based Systems. In: 7th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2012, York. Proceedings.
- INDRUSIAK, L.S.; QADRI, I.R.; GRAY, I.; AUDSLEY, N.; SADOVYKH, A. A MARTE Subset to Enable Application-Platform Co-simulation and Schedulability Analysis of NoC-based Embedded Systems. In: 7th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2012, York. Proceedings.
- QADRI, I.R.; BROSSE, E.; GRAY, I.; MATRAGKAS, N.; INDRUSIAK, L.S.; ROSSI, M.; BAGNATO, A.; SADOVYKH, A. MADES FP7 EU Project: Effective High Level SysML/MARTE Methodology for Real-Time and Embedded Avionics Systems. In: 7th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2012, York. Proceedings.
- INDRUSIAK, L.S.; SANTOS, O.M. Fast and Accurate Transaction-Level Model of a Wormhole Network-on-Chip with Priority Preemptive Virtual Channel Arbitration. In: IEEE/ACM Conf on Design Automation and Test in Europe (DATE), 2011. Proceedings.
- INDRUSIAK, L. S. Evaluating the feasibility of network coding for NoCs. In: 6th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2011, Montpellier. Proceedings.
- OST, L.; ALMEIDA, G. M.; MANDELLI, M.; WACHTER, E.; VARYANI, S.; INDRUSIAK, L.S.; SASSATELLI, G.; ROBERT, M.; MORAES, F. Exploring Heterogeneous NoC-based MPSoCs: from FPGA to High-Level Modeling. In: 6th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2011, Montpellier. Proceedings.
- MESIDIS, P.; INDRUSIAK, L. S. Genetic mapping of hard real-time applications onto NoC-based MPSoCs – a first approach. In: 6th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2011, Montpellier. Proceedings.
- GRAY, I.; MATRAGKAS, N.; AUDSLEY, N.C.; INDRUSIAK, L.S.; KOLOVOS, D.; PAIGE, R. Model-Based Hardware Generation and Programming - The MADES Approach. In: 14th IEEE Int Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops (ISORCW), 2011, Newport Beach. Proceedings, IEEE Computer Society, 2011.
- OST, L. C.; INDRUSIAK, L.S.; MÄÄTTÄ, S.; MANDELLI, M.; NURMI, J.; MORAES, F. G. Model-based Design Flow for NoC-based MPSoCs. In: 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2010. Proceedings. IEEE CAS, 2010.
- DUTRA E SILVA JUNIOR, E.; GLESNER, M.; FINAMORE, W.; INDRUSIAK, L.S. Novel method of chaotic systems evaluation for implementations of encryption algorithms. In: 17th IEEE Int Conference on Telecommunications (ICT), 2010. Proceedings. IEEE, 2010.
- GARCIA ORTIZ, A.; INDRUSIAK, L. S. Practical and Theoretical Considerations on Low-Power Probability-Codes for Networks-on-Chip. In: Int. Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2010. Lecture Notes in Computer Science.
- MÄÄTTÄ, S.; INDRUSIAK, L. S.; OST, L.; MOLLER, L.; GLESNER, M.; MORAES, F. G.; NURMI, J. A Case Study of Hierarchically Heterogeneous Application Modelling Using UML and Ptolemy II. In: International Symposium on System-on-Chip, 2010, Tampere, Finland. Proceedings.
- MOLLER, L.; JESUS, H.; MORAES, F.; INDRUSIAK, L. S.; HOLLSTEIN, T.; GLESNER, M. Graphical Interface for Debugging RTL Networks-on-Chip. In: 12th Biennial Baltic Electronics Conference (BEC), 2010. Proceedings. IEEE, 2010.
- MOLLER, L.; FISCHER, P.; MORAES, F.; INDRUSIAK, L. S.; GLESNER, M. Improving QoS of Multi-Layer Networks-on-Chip with Partial and Dynamic Reconfiguration of Routers. In: Int Conference on Field Programmable Logic and Applications (FPL), 2010, Milan. Proceedings.
- INDRUSIAK, L. S.; OST, L. C.; MORAES, F. G.; MÄÄTTÄ, S.; NURMI, J.; MOLLER, L.; GLESNER, M. Evaluating the impact of communication latency on applications running over on-chip multiprocessing platforms: a layered approach. In: 8<sup>th</sup> IEEE Int Conference on Industrial Informatics (INDIN), 2010, Osaka. Proceedings, p. 148-153.
- MOLLER, L.; RODRIGUES, A.; MORAES, F.; INDRUSIAK, L. S.; GLESNER, M. Instruction Set Simulator for MPSoCs based on NoCs and MIPS Processors. In: 5<sup>th</sup> Int Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2010, Kalrsruhe. Proceedings.
- MOLLER, L.; INDRUSIAK, L. S.; GLESNER, M. NoCscope: a Graphical Interface to Improve Networks-on-Chip Monitoring and Design Space Exploration. In: 4th IEEE International Workshop for Design and Test (IDT), 2009, Riyadh, Saudi Arabia.
- MÄÄTTÄ, S.; INDRUSIAK, L. S.; OST, L.; MOLLER, L.; GLESNER, M.; MORAES, F. G.; NURMI, J. Characterising Embedded Applications using a UML Profile. In: International Symposium on System-on-Chip, 2009, Tampere, Finland. Proceedings. Piscataway: IEEE, 2009.

- DUTRA E SILVA JUNIOR, E.; FINAMORE, W.; GLESNER, M.; INDRUSIAK, L.S.; ZIPF, P. Chaotic Equations Initial Conditions Analysis for Cryptography Applications. In: 27<sup>th</sup> Brazilian Symposium in Telecommunications (SBrT), 2009, Blumenau, Brazil.
- OST, L.; GUINDANI, G.; INDRUSIAK, L. S.; REINBRECHT, C.; RAUPP, T.; MORAES, F. A High Abstraction, High Accuracy Power Estimation Model for Networks-on-Chip. In: Symposium on Integrated Circuits and Systems Design (SBCCI), 2009. Proceedings. New York: ACM Press, 2009.
- GARCIA ORTIZ, A.; INDRUSIAK, L. S.; MURGAN, T.; GLESNER, M. PMD: A Low-power Code for Networks-on-Chip based on Virtual Channels. In: Int. Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2008. Lecture Notes in Computer Science 5349, p. 219-228, 2009.
- OST, L.; MÖLLER, L.; INDRUSIAK, L. S.; MORAES, F.; MÄÄTTÄ, S.; NURMI, J.; GLESNER, M. A Simplified Executable Model to Evaluate Latency and Throughput of Networks-on-Chip. In: Symposium on Integrated Circuits and Systems Design (SBCCI), 2008. Proceedings. New York: ACM Press, 2008. p. 170-175.
- VARYANI, S.; LUI, T.; INDRUSIAK, L. S.; OST, L.; MÖLLER, L.; GLESNER, M. Experimental review of task mapping algorithms for NoC-based Multiprocessor Systems-on-Chip. In: 4<sup>th</sup> International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2008, Barcelona. Proceedings.
- ACKERMANN, K. F.; HOFFMANN, B.; INDRUSIAK, L. S.; GLESNER, M. A lightweight SDRAM Controller for Self-Reconfigurable Video Processing Platforms. In: 4<sup>th</sup> International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2008, Barcelona. Proceedings.
- MÄÄTTÄ, S.; INDRUSIAK, L. S.; OST, L.; MÖLLER, L.; GLESNER, M.; NURMI, J. Validation of Executable Application Models Mapped onto Network-on-Chip Platforms. In: 3<sup>rd</sup> IEEE Int. Symposium on Industrial Embedded Systems (SIES), 2008. Proceedings. p. 118-125.
- ACKERMANN, K. F.; HOFFMANN, B.; INDRUSIAK, L. S.; GLESNER, M. Enabling Self-Reconfiguration on a Video Processing Platform. In: 3<sup>rd</sup> IEEE Int. Symposium on Industrial Embedded Systems (SIES), 2008. Proceedings. p. 19-26.
- OCHIRSUREN, E.; INDRUSIAK, L. S.; GLESNER, M. An Actor-oriented Group Mobility Model for Wireless Ad Hoc Sensor Networks. In: IEEE International Workshop on Wireless Mesh and Ad Hoc Networks (WiMAN) - 28th International Conference on Distributed Computing Systems (ICDCS), 2008, Beijing. Proceedings. Los Alamitos: IEEE Computer Society, 2008. p. 174-179.
- INDRUSIAK, L. S.; OST, L.; MÖLLER, L.; MORAES, F.; GLESNER, M. Applying UML Interactions and Actor-oriented Simulation to the Design Space Exploration of Network-on-Chip Interconnects. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2008, Montpellier. Proceedings. Los Alamitos: IEEE Computer Society, 2008. p. 491-494.
- INDRUSIAK, L. S.; GLESNER, M. Specification of Alternative Execution Semantics of UML Sequence Diagrams within Actor-Oriented Models. In: Symposium on Integrated Circuits and Systems Design (SBCCI), 2007. Proceedings. New York: ACM Press, 2007. p. 330-335.
- ACKERMANN, K. F.; INDRUSIAK, L. S.; GLESNER, M. System Level Design of a Dynamically Self-Reconfigurable Image Processing System. In: 3rd International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC), 2007, Montpellier. Proceedings. p. 47-54.
- INDRUSIAK, L. S.; THUY, A.; GLESNER, M. Executable system-level specification models containing UML-based behavioral patterns. In: IEEE/ACM Design Automation and Test in Europe (DATE), 2007, Nice. Proceedings. EDAA, 2007. p. 301-306.
- PALMA, J. C. S.; INDRUSIAK, L. S.; MORAES, F. G.; REIS, R. A. L.; GLESNER, M. Reducing the Power Consumption in Networks-on-Chip through Data Coding Schemes. In: 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2007, Marrakech. Proceedings. Piscataway: IEEE. p. 1007-1010.
- SPIES, C.; INDRUSIAK, L. S.; GLESNER, M. Comparative Analysis of Multitask Scheduling Algorithms for Reconfigurable Computing Regarding Context Switches and Configuration Cache Usage. In: Southern Conference on Programmable Logic (SPL), 2007, Mar del Plata. Proceedings. Piscataway : IEEE. p. 239-242.
- PALMA, J. C. S.; INDRUSIAK, L. S.; MORAES, F. G.; GARCIA ORTIZ, A.; GLESNER, M.; REIS, R. A. L. Inserting Data Encoding Techniques into NoC-Based Systems. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI'2007), 2007, Porto Alegre. Proceedings. Los Alamitos: IEEE Computer Society, 2007. p. 299-304.
- THUY, A.; INDRUSIAK, L. S.; GLESNER, M. Applying Communication Patterns to Actor-Oriented Models with UML Sequence Diagrams. In: ECSI Forum on Design Languages (FDL), 2006, Darmstadt. Proceedings. Grenoble: ECSI, 2006.

- INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L. A Taxonomy for the Collaborative Design of Integrated Electronic Systems. In: Challenges in Collaborative Engineering Workshop, 2006, Prague. Proceedings, 2006. p. 85-93.
- HINKELMANN, H.; GUNBERG, A.; ZIPF, P.; INDRUSIAK, L. S.; GLESNER, M. Multitasking Support for Dynamically Reconfigurable Systems. In: International Conference on Field Programmable Logic and Applications (FPL), 2006, Madrid. Proceedings. Piscataway: IEEE. p. 219-224.
- INDRUSIAK, L. S.; GLESNER, M. An Actor-Oriented Model-Based Design Flow for Systems-on-Chip. In: Modellbasierte Entwicklung eingebetteter Systeme II, 2006, Schloss Dagstuhl. Tagungsband des Dagstuhl-Workshops Modellbasierte Entwicklung eingebetteter Systeme II. Braunschweig : TU Braunschweig, 2006. p. 65-73.
- PRUDENCIO, R. B.; INDRUSIAK, L. S.; GLESNER, M. An Efficient Hardware Implementation of a Self-Adaptable Equalizer for WCDMA Downlink UMTS Standard. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2006, Karlsruhe. Emerging VLSI Technologies and Architectures. Los Alamitos: IEEE Computer Society, 2006. p. 77-81.
- ZHONG, H.; INDRUSIAK, L. S.; HINKELMANN, H.; GLESNER, M. Exploring Functional Unit Parallelism in Reconfigurable Computing Platforms. In: 2nd International Workshop on Reconfigurable Communication-centric System-on-Chip, 2006, Montpellier. Proceedings. Montpellier: LIRMM, 2006. p. 160-167.
- ACKERMANN, K.; MAYER, F.; INDRUSIAK, L. S.; GLESNER, M. Adaptable Image Processing System based on FPGA Modular Multi Kernel Instantiations. In: 2nd International Workshop on Reconfigurable Communication-centric System-on-Chips, 2006, Montpellier. Proceedings. Montpellier: LIRMM, 2006. p. 183-188.
- PALMA, J. C. S.; INDRUSIAK, L. S.; MORAES, F. G.; GARCIA ORTIZ, A.; GLESNER, M.; REIS, R. A. L. Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry. Lecture Notes in Computer Science, v. 4148, p. 603-613, 2006.
- GLESNER, M.; HINKELMANN, H.; HOLLSTEIN, T.; INDRUSIAK, L. S.; MURGAN, T.; OBEID, A. M.; PETROV, M.; PIONTECK, T.; ZIPF, P. Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques. Lecture Notes in Computer Science, v. 3553, p. 12-21, 2005.
- INDRUSIAK, L. S.; PRUDENCIO, R. B.; GLESNER, M. Modeling and Prototyping of Communication Systems using Java: a Case Study. In: IEEE International Workshop on Rapid System Prototyping (RSP), 2005, Montreal. Shortening the path from specification to prototype. Los Alamitos: IEEE Computer Society, 2005. p. 225-231.
- INDRUSIAK, L. S.; DUTRA E SILVA JUNIOR, E. C.; GLESNER, M. Advantages of the Linz-Sprott Weak Nonlinearity on the FPGA Implementation of Chaotic Systems: a Comparative Analysis. In: International Symposium on Signals, Circuits and Systems, 2005, Iasi. Proceedings. Piscataway: IEEE CAS, 2005. v. 2. p. 753-756.
- INDRUSIAK, L. S.; MURGAN, T.; GLESNER, M.; REIS, R. A. L. Consistency Control in Data-driven Design Automation Environments. In: International Symposium on Signals, Circuits and Systems, 2005, Iasi. Proceedings. Piscataway : IEEE CAS, 2005. v. 2. p. 629-632.
- JIMENEZ OROSTEGUI, D. F.; INDRUSIAK, L. S.; GLESNER, M. Proxy-based Integration of Reconfigurable Hardware within Simulation Environments: Improving E-Learning Experience in Microelectronics. In: International Conference on Microelectronic Systems Education, 2005, Anaheim. Proceedings. Los Alamitos: IEEE Computer Society, 2005.
- INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L. Embedding Version-based Asynchronous Collaboration Support in a Design Data Model Implemented as Object-Oriented Framework. In: Challenges in Collaborative Engineering Workshop, 2005, Sopron. Proceedings, 2005. p. 35-42.
- DUTRA E SILVA JUNIOR, E. C.; INDRUSIAK, L. S.; GLESNER, M. Non-Linear Addressing Scheme for a Lookup-Based Transformation Function in a Reconfigurable Noise Generator. In: Symposium on Integrated Circuits and Systems Design, 2005, Florianopolis. Proceedings. New York: ACM Press, 2005. p. 242-247.
- INDRUSIAK, L. S.; GLESNER, M. Experiences on Actor-oriented Design of Reconfigurable Systems. In: Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2005, Montpellier. Proceedings, 2005.
- INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L. Lookup-based Remote Laboratory for FPGA Digital Design Prototyping. In: International Workshop on e-learning and Virtual and Remote Laboratories (VIRTUAL-LAB), 2004, Setubal. e-Learning and Virtual and Remote Laboratories. Setubal: INSTICC Press, 2004. p. 3-11.

- INDRUSIAK, L.S.; GLESNER, M.; KREUTZ, M.; SUSIN, A.; REIS, R.A.L. UML-Driven Design Space Delimitation and Exploration: a Case Study on Networks-on-Chip. In: VII IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2004, Tatranska Lomnica, Slovakia. Proceedings. Bratislava: Informatics Institute of the Slovak Academy of Sciences, 2004.
- GLESNER, M.; HOLLSTEIN, T.; INDRUSIAK, L.; ZIPF, P.; PIONTECK, T.; PETROV, M.; ZIMMER, H.; MURGAN, T. Reconfigurable Platforms for Ubiquitous Computing. In: ACM International Conference on Computing Frontiers (CF), 2004, Ischia, Italy.
- INDRUSIAK, L.S.; GLESNER; M. Marketing and Quality Assurance in Research Oriented Microelectronics Study Programs. In: 5th European Workshop on Microelectronics Education, 2004, Lausanne. Proceedings. Dordrecht: Kluwer Academic Publishers, 2004.
- INDRUSIAK, L.S.; GLESNER, M.; REIS, R.A.L. An Event-based Consistency Control Mechanism for Collaborative Design. In: E-Colleg Workshop on Challenges in Collaborative Engineering (CCE), 2004, Tatranska Lomnica, Slovakia.
- MURGAN, T.; SCHLACHTA, C.; PETROV, M.; INDRUSIAK, L.; GLESNER, M.; REIS, R. Accurate Capture of Timing Parameters in Inductively-Coupled On-Chip Interconnects. In: 17th Symposium on Integrated Circuits and Systems Design, 2004, Porto de Galinhas. Proceedings. New York: ACM Press, 2004. p. 117-122
- INDRUSIAK, L. S.; LUBITZ, F.; GLESNER, M.; REIS, R. A. L. Ubiquitous Access to Reconfigurable Hardware: Application Scenarios and Implementation Issues. In: IEEE/ACM Design Automation and Test in Europe (DATE), 2003, Munich. Proceedings. Los Alamitos: IEEE Computer Society, 2003. p.940 - 945
- INDRUSIAK, L. S.; REIS, R. A. L.; GLESNER, M. Supporting Consistency Control between Functional and Structural Views in Interface-based Design Models. In: Forum on Design Languages, 2003, Frankfurt. Proceedings. ECSI, 2003.
- INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L. Computational Infrastructure for the Collaborative Design of Integrated Systems in a Distributed Environment. In: E-Colleg Workshop on Challenges in Collaborative Engineering (CCE), 2003, Poznan. Proceedings. Poznan: Publishing House of Poznan University of Technology, 2003. p.101 – 108.
- GLESNER, M.; MURGAN, T.; INDRUSIAK, L. S.; PETROV, M.; PANDEY, S. System Design and Integration in Pervasive Appliances. In: 39th International Conference on Microelectronics, Devices and Materials and the Workshop on Embedded Systems, 2003, Ptuj. Proceedings. Ljubljana: MDEM, 2003. p.97 – 108.
- SAWICKI, S.; BRISOLARA, L. B.; INDRUSIAK, L. S.; REIS, R. A. L. Collaborative Design using a Shared Object Spaces Infrastructure. In: 15<sup>th</sup> Symposium on Integrated Circuits and Systems Design (SBCCI), 2002, Porto Alegre. Proceedings. Los Alamitos: IEEE Computer Society, 2002.
- INDRUSIAK, L. S.; REIS, R. A. L.; GLESNER, M. Collaborative Learning by Sharing Design Experience. In: 4th European Workshop on Microelectronics Education (EWME), 2002, Vigo. Proceedings. Dordrecht: Kluwer Academic Publishers, 2002.
- INDRUSIAK, L. S.; BECKER, J.; GLESNER, M.; REIS, R. A. L. Distributed Collaborative Design over Cave2 Framework. In: 11th IFIP International Conference on Very Large Integration, 2001, Montpellier. Proceedings. Montpellier: LIRMM, 2001.
- OST, L. C.; MAINARDI, M. L.; INDRUSIAK, L. S.; REIS, R. A. L. Jale3D - Platform-independent IC/MEMS Layout Edition Tool. In: 14th Symposium on Integrated Circuits and Systems Design, 2001, Pirenopolis. Proceedings. Los Alamitos: IEEE Computer Society, 2001. p.174 - 179
- INDRUSIAK, L. S.; REIS, R. A. L. From a Hyperdocument-Centric to an Object-Oriented Approach for the Cave Project. In: XIII Symposium on Integrated Circuits and Systems Design, 2000, Manaus. Proceedings. Los Alamitos: IEEE Computer Society, 2000. p.125 - 130
- BECKER, J.; MAYER, U.; GLESNER, M.; INDRUSIAK, L. S.; REIS, R. A. L. Providing Flexible Internet Infrastructure for FPGA-Based CAD Courses. In: EWME 2000 - European Workshop on Microelectronics Education, 2000, Aix en Provence. Proceedings of the 3rd European Workshop on Microelectronics Education. Dordrecht: Kluwer Academic Publishers, 2000. p.277 – 280.
- INDRUSIAK, L. S.; REIS, R. A. L. 3D Integrated Circuits Layout Visualization using VRML. In: Winter Simulation Conference - International Conference on Web-based Modeling and Simulation (WEBSIM'99), 1999, San Francisco, CA, USA. Proceedings. San Diego: Society for Computer Simulation International, 1999. p.177 – 181.
- INDRUSIAK, L. S.; REIS, R. A. L. Project Management and Design Methodology Support for the Cave Project: A Hyperdocument-Centric Approach. In: XII Brazilian Symposium on Integrated Circuits Design, 1999, Natal, RN. Los Alamitos: IEEE Computer Society Press, 1999. p. 125-130.

INDRUSIAK, L. S.; REIS, R. A. L. A Case Study for the Cave Project. In: XI Brazilian Symposium on Integrated Circuits Design, 1998, Armação de Búzios, RJ. Los Alamitos: IEEE Computer Society, 1998. p. 116 – 119.

INDRUSIAK, L. S.; REIS, R. A. L. Microelectronics Education Using WWW and CAD Tools In: XI Brazilian Symposium on Integrated Circuits Design, 1998, Armação de Búzios, RJ. Proceedings. Los Alamitos: IEEE Computer Society, 1998. p.31 - 36

INDRUSIAK, L. S.; REIS, R. A. L. Microelectronics Learning Using WWW and VRML. In: Workshop on Multimedia and Virtual Worlds (IFIP WG 9.5), International IFIP 9.4 Conference, 1997, Florianópolis, SC.

### **Short Papers in Peer-Reviewed Conferences and Workshops**

BISHOP, L.; INDRUSIAK, L. S. Strengthening Real-Time Analysis by Evolving Counterexamples. In: 3rd International Workshop on Explainability of Real-time Systems and their Analysis (ERSA) at the IEEE Real-Time Systems Symposium (RTSS), 2024. Proceedings, p. 10-13.

PRZEWOZNICZEK, M.; DZIURZANSKI, P.; ZHAO, S.; INDRUSIAK, L. S. Multi-objective parameter-less population pyramid in solving the real-world and theoretical problems. In: Genetic and Evolutionary Computation Conference, 2021. Proceedings (Companion), p. 41-42.

ALREFAI, T.; INDRUSIAK, L. S. Management of Container-based Genetic Algorithm Workloads over Cloud Infrastructure. In: ACM Int Conference on Computing Frontiers (CF), 2020, Catania. Proceedings, p. 229-232.

DZIURZANSKI, P.; INDRUSIAK, L. S. Value-Based Allocation of Docker Containers. In: 26th Euromicro Int Conference on Parallel, Distributed and Network-based Processing (PDP), 2018, Cambridge. Proceedings, p. 358-362.

MADALOZZO, G.; INDRUSIAK, L.S.; MORAES, F. G. Mapping of Real-Time Applications on a Packet Switching NoC-based MPSoC. In: 23<sup>rd</sup> IEEE Int Conference on Electronic Circuits and Systems (ICECS), 2016, Monte Carlo. Proceedings, p. 640-643.

SAYUTI, M.N.S.M.; INDRUSIAK, L.S. Simultaneous Optimisation of Task Mapping and Priority Assignment for Real-Time Embedded Networks-on-Chip. In: 23<sup>rd</sup> EUROMICRO Int Conference on Parallel, Distributed and Network-based Processing (PDP), 2015, Turku. Proceedings. p. 692 – 695.

SUDEV, B.; INDRUSIAK, L.S. PFT- A Low Overhead Predictability Enhancement Technique for Non-Preemptive NoCs. In: IFIP Int Conference on VLSI (VLSI-SoC), 2013, Istambul. Proceedings, p. 314-317.

QUADRI, I.; INDRUSIAK, L.S.; SADOVYKH, A. MADES: A SysML/MARTE high level methodology for real-time and embedded systems. In: Int Conference on Embedded Real-Time Software and Systems (ERTS), 2012, Toulouse.

QUADRI, I.; GRAY, I.; INDRUSIAK, L.S.; SADOVYKH, A. MADES: Designing effective real-time and embedded systems using a combined SysML/MARTE approach. In: Workshop on Design Tools and Architectures for Multi-Core Embedded Computing Platforms (DITAM), 7th Int Conference on High-Performance and Embedded Architectures and Compilers (HiPEAC), 2012, Paris.

OST, L.; GUINDANI, G.; INDRUSIAK, L. S.; MORAES, F. Model-Based Power Estimation of NoC-Based MPSoCs. In: 25th South Symposium on Microelectronics (SIM), 2010, Porto Alegre. p. 125-128.

PALMA, J. C. S.; INDRUSIAK, L. S.; MORAES, F. G.; GARCIA ORTIZ, A.; GLESNER, M.; REIS, R. A. L. . Evaluating the Impact of Data Encoding Techniques on the Power Consumption in Networks-on-Chip. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2006, Karlsruhe. Emerging VLSI Technologies and Architectures. Los Alamitos: IEEE Computer Society, 2006. p. 426-427.

INDRUSIAK, L. S.; THUY, A.; GLESNER, M. On the Integration of UML Sequence Diagrams and Actor-Oriented Simulation Models. In: Design Automation Conference - Workshop on UML for SoC Design, 2005, Anaheim. UML-SoC 2005, 2005. p. 34-36.

INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L.; ALCÁNTARA, G. P.; HOERMANN, S.; STEINMETZ, R. Reducing Authoring Costs of Online Training in Microelectronics Design by Reusing Design Documentation Content. In: IEEE International Conference on Microelectronic Systems Education, 2003, Anaheim. Proceedings. Los Alamitos: IEEE Computer Society, 2003. p.57 – 58.

INDRUSIAK, L. S.; GLESNER, M.; REIS, R. A. L. Comparative Analysis and Application of Data Repository Infrastructure for Collaboration-Enabled Distributed Design Environments. In: IEEE/ACM Design Automation and Test in Europe (DATE), 2002, Paris. Proceedings. Los Alamitos: IEEE Computer Society, 2002. p. 1130.

INDRUSIAK, L. S.; HERNANDEZ, É. B.; SAWICKI, S.; REIS, R. A. L.; BECKER, J.; GLESNER, M. Distributed System-Level Design Using Pair-Programming over Cave. In: IEEE/ACM Design Automation

and Test in Europe (DATE), 2001, München. Demonstrations at the University Booth of the DATE Conference 2001. Tübingen: Wilhelm-Schickard-Institute for Computer Science, 2001. v.2001. p.26.

INDRUSIAK, L. S.; REIS, R. A. L.; BECKER, J.; GLESNER, M.; MAYER, U.; HOLLSTEIN, T. An Internet-Capable CAD Suite for the Mult-Level Design of Complex Microelectronic Systems In: IEEE/ACM Design, Automation and Test in Europe Conference (DATE), 2000, Paris. Proceedings - User Forum. Los Alamitos: IEEE Computer Society, 2000. p. 303.

INDRUSIAK, L. S.; REIS, R. A. L. Microelectronics Education using WWW. In: IEEE International Conference on Microelectronic Systems Education, 1999, Arlington. Proceedings. Los Alamitos: IEEE Computer Society, 1999. p.43 – 44.

INDRUSIAK, L. S.; REIS, R. A. L. VRML and Microelectronics Education. In: IEEE International Conference on Microelectronic Systems Education, 1999, Arlington. Proceedings. Los Alamitos: IEEE Computer Society, 1999. p.84 – 85.